

# **Data Sheet**

# MM32F0020

# Arm<sup>®</sup> Cortex<sup>®</sup>-M0 based 32-bit Microcontrollers

Revision: 1.01

MindMotion has the right to make any changes and releases to the information contained in this document (including but not limited to specifications and product descriptions) at any time. This document will replace all previously published information.

# Contents

1		Introduc	tion	1
	1.1	Overvi	ew	1
	1.2	Key fe	atures	1
2		Ordering	g information	3
-	2.1		ng table	
	2.2		ing information	
_	2.2		•	
3	<b>•</b> •		nal description	
	3.1		diagram	
	3.2		ntroduction	
	3.3		troduction	
	3.4		ry map	
	3.5			
	3.6		l	
	3.7			
	3.8			
	3.9		and boot	
	3.10		nodes	
	3.11	Power	supply schemes	10
	3.12		supply supervisors	
	3.13	•	e regulator	
	3.14	Low po	ower mode	10
	3.15	Timers	s and watchdogs	11
	3.16	GPIO.		12
	3.17	UART		13
	3.18	I2C		13
	3.19	SPI		13
	3.20	I2S		13
	3.21	ADC		13
	3.22	CRC		14
	3.23	SWD.		14
4		Pinout a	nd assignment	15
-	4.1		diagram	
	4.2		signment	
	4.3		Iltiplexing	
	4.5			
5			al characteristics	
	5.1		ondition	
		5.1.1	Load capacitor	20
		5.1.2	Pin input voltage	20
		5.1.3	Power scheme	20
		5.1.4	Current consumption measurement	21
	5.2	Absolu	Ite maximum rating	21
	5.3	Opera	ting conditions	22
		5.3.1	General operating conditions	22
		5.3.2	Operating conditions at power-up/power-down	23
		5.3.3	Embedded reset and power control block characteristics	24
		5.3.4	Built-in voltage reference	

		5.3.5	Supply current characteristics	25
		5.3.6	External clock source characteristics	28
		5.3.7	Internal clock source characteristics	
		5.3.8	PLL characteristics	31
		5.3.9	Memory characteristics	31
		5.3.10	EMC characteristics	
		5.3.11	Functional EMS (Electrical Sensitivity)	
		5.3.12	I/O port characteristics	
		5.3.13	NRST pin characteristics	36
		5.3.14	Timer characteristics	
		5.3.15	Communication interfaces	
		5.3.16	ADC characteristics	43
6		Packag	e dimensions	48
	6.1	QFN2	20	48
	6.2	TSSC	)P20	50
7		Part ide	ntification	52
8		Revisio	n history	53

# Figures

Figure 2-1 QFN20 package marking	4
Figure 2-2 TSSOP20 package marking	
Figure 3-1 System block diagram	
Figure 4-1 TSSOP20 pinout diagram	
Figure 4-2 QFN20 pinout diagram	
Figure 5-1 Load condition of the pin	
Figure 5-2 Pin input voltage	
Figure 5-3 Power scheme (1)	
Figure 5-4 Current consumption measurement scheme	
Figure 5-5 Power-on and power-down waveforms	23
Figure 5-6 High-speed external clock source AC timing diagram	
Figure 5-7 Typical application with an 8 MHz crystal	
Figure 5-8 I/O AC characteristics	
Figure 5-9 Recommended NRST pin protection	
Figure 5-10 I2C bus AC waveform and measurement circuit <sup>(1)</sup>	
Figure 5-11 SPI timing diagram-slave mode and CPHA = 0, CPHASEL = 1	41
Figure 5-12 SPI timing diagram-slave mode and CPHA = 1, CPHASEL = 1 <sup>(1)</sup>	42
Figure 5-13 SPI timing diagram-master mode, CPHASEL = 1 <sup>(1)</sup>	43
Figure 5-14 Schematic diagram of ADC static parameters	46
Figure 5-15 Typical connection diagram using the ADC	46
Figure 5-16 Power supply and reference power supply decoupling circuit	47
Figure 6-1 QFN20 package dimension	
Figure 6-2 TSSOP20 package dimension	50
Figure 7-1 Part number naming rule	

# Tables

Table 2-1 Ordering table	
Table 3-1 Memory map	
Table 3-2 Feature summary of advanced, general purpose and basic timers	
Table 4-1 Pin assignment table	
Table 4-2 PA port multiplexing AF0-AF4	18
Table 4-3 PB port multiplexing AF0-AF4	19
Table 5-1 Voltage characteristics	22
Table 5-2 Current characteristics	
Table 5-3 General operating conditions	22
Table 5-4 Operating conditions at power-up/power-down	23
Table 5-5 Embedded reset and power control block characteristics	
Table 5-6 Build-in voltage reference	
Table 5-7 Typical current consumption in Run mode	25
Table 5-8 Typical current consumption in Sleep mode	
Table 5-9 Typical and maximum current consumption in stop and Standby modes (1)	26
Table 5-10 On-chip peripheral current consumption <sup>(1)</sup>	27
Table 5-11 Wake up time from low power mode	27
Table 5-12 High-speed external user clock characteristics	28
Table 5-13 HSE oscillator characteristics <sup>(1)(2)</sup>	29
Table 5-14 HSI oscillator characteristics <sup>(1)(2)</sup>	30
Table 5-15 LSI oscillator characteristics <sup>(1)</sup>	30
Table 5-16 PLL characteristics <sup>(1)</sup>	31
Table 5-17 Flash memory characteristics	31
Table 5-18 Flash memory endurance and data retention <sup>(1)(2)</sup>	31
Table 5-19 EMS characteristics	32
Table 5-20 ESD & LU characteristics	33
Table 5-21 I/O static characteristics	34
Table 5-22 Output voltage static characteristics	35
Table 5-23 I/O AC characteristics (1)(2)(3)	35
Table 5-24 NRST pin characteristics	36
Table 5-25 TIMx <sup>(1)</sup> characteristics	37
Table 5-26 I2C characteristics	38
Table 5-27 SPI characteristics (1)	40
Table 5-28 ADC characteristics	43
Table 5-29 Maximum R <sub>AIN</sub> at f <sub>ADC</sub> = 15MHz <sup>(1)</sup>	44
Table 5-30 ADC static parameters <sup>(1)(2)</sup>	45
Table 6-1 QFN20 package dimension details	49
Table 6-2 TSSOP20 package dimension details	51
Table 8-1 Revision history	53

# Introduction

# 1.1 Overview

The MM32F0020 microcontrollers are based on Arm<sup>®</sup> Cortex<sup>®</sup>-M0 core. These devices have a maximum clocked frequency of 48MHz, built-in 32KB Flash storage, and contain and extensive range of peripherals and I/O ports. These devices contain one 12-bit ADC, one 16-bit advanced timer, one 16-bit general purpose timer and one 16-bit basic timer, as well as communication interfaces including one I2C, one SPI and two UART.

The operating voltage of these devices is 2.0V to 5.5V, and the operating temperature range (ambient temperature) includes the industrial tier -40°C to 85°C and extended industrial tier -40°C to 105°C. Multiple sets of power-saving modes make the design of low-power applications possible.

The target applications of these devices include:

- Chargers
- Communication module
- Toys
- Fans
- Battery management
- Smoke detectors
- 8/16-bit MCU upgrade

These devices are available in QFN20 and TSSOP20 packages.

## 1.2 Key features

- Core and system
  - 32-bit Arm<sup>®</sup> Cortex<sup>®</sup>-M0.
  - Frequency up to 48MHz.
- Memory
  - Up to 32KB embedded Flash storage.
  - Up to 2KB SRAM.
  - Embedded Bootloader to support In-System-Programming (ISP).
- Clock, reset and power management
  - Power supply ranges from 2.0 to 5.5V.
  - Power-on and Power-down reset (POR/PDR), Programmable voltage detector (PVD).
  - 4 to 24MHz high speed crystal oscillator.
  - 8MHz factory-trimmed high speed RC oscillator.
  - Integrated PLL to generate up to 48MHz system clock and support multiple

prescaler rate to provide clock sources to bus matrix and peripherals.

- 40KHz low speed oscillator.
- Low power
  - Multiple low power modes including Sleep mode, Stop mode, Deep Stop mode and Standby mode.
- Total 6 timers:
  - One 16-bit 4-channel advanced timer (TIM1), each channel providing two PWM output including one complementary output, supports hardware dead-time insertion and emergency break when fault detected.
  - One 16-bit general purpose timer (TIM3), with up to four input capture or output compare channels and can be used for infrared decode.
  - One 16-bit basic timer (TIM14), with one input capture or output compare channel.
  - Two watchdog timers, include one independent watchdog (IWDG) and one window watchdog (WWDG).
  - One 24-bit Systick timer.
- Up to 18 fast I/O ports:
  - All I/O ports can be mapped to 16 external interrupts.
  - All I/O ports can accept input or generate output signal voltage level lower than VDD.
- Up to 4 communication interfaces:
  - Two UART.
  - One I2C.
  - One SPI (support I2S mode).
- One 12-bit Analog-digital-converter (ADC), support 1µs conversion duration, with up to 8 external inputs and 1 internal input
  - Conversion range: 0 to V<sub>DDA</sub>.
  - Configurable sampling cycles and resolution.
  - On-chip voltage sensor.
- Embedded CRC engine
- 96bit chip unique ID (UID)
- Debug mode
  - Serial Wire Debug (SWD).
- Available in QFN20 and TSSOP20 packages

# 2

# **Ordering information**

# 2.1 Ordering table

Table 2-1 Ordering table

Part numbers		MM22E0020E4T()/)		
Features		MM32F0020B1T(V)	MM32F0020B1N(V)	
CPU	frequency	48 N	ЛНz	
Fla	ish - KB	32	32	
SRAM - KB		2	2	
	16-bit GP	1	1	
Timers	Basic	1	1	
	Advanced	1	1	
	UART	2	2	
Interface s	I2C	1	1	
	SPI / 12S	1	1	
	GPIO	18	18	
12-bit	Modules	1	1	
ADC	Channels	8	8	
Supply voltage		2.0V to 5.5V		
Tempe	rature range	-40°C to +85°C / -40°C to +105°C (V part)		
Pa	ackage	TSSOP20	QFN20	



Figure 2-1 QFN20 package marking

The QFN20 package has the following topside marking:

- 1<sup>st</sup> line: MM02t
  - Abbreviation of the product name. "MM02" means MM32F0020 series. "t" means ambient temperature range, "t" = "N" means -40 to 85°C, "t" = "V" means -40 to 105°C.
- 2<sup>nd</sup> line: xxxxr
  - Trace code + revision code, the "r" means chip revision.
- 3<sup>rd</sup> line: yyww
  - Date code, "yy" means year and "ww" means week in date code.



Figure 2-2 TSSOP20 package marking

The TSSOP20 package has the following topside marking:

- 1<sup>st</sup> line: F0020xxt
  - Product name. "t" means ambient temperature range, "t" = "T" means -40 to 85°C,
     "t" = "V" means -40 to 105°C.
- 2<sup>nd</sup> line: xxxxxxr
  - Trace code + revision code, the "r" means chip revision.
- 3<sup>rd</sup> line: yyww
  - Date code, "yy" means year and "ww" means week in date code.

# 3

# **Functional description**

# 3.1 Block diagram



Figure 3-1 System block diagram

# 3.2 Core introduction

The Arm<sup>®</sup> Cortex<sup>®</sup>-M0 processor provides real-time processing and advanced interrupt handling system, which is perfect for cost-effective and low-pin-count microcontrollers targeting real-time control and low power applications. The Arm<sup>®</sup> Cortex<sup>®</sup>-M0 is a 32-bit RISC processor, provides state-of-the-art code efficiency, which is extremely suitable for small memory size microcontrollers and small code size applications.

With its embedded Arm core, this product is compatible with all the tools and software for Arm-based products.

## 3.3 Bus introduction

The bus matrix includes one AHB inter-connection bus matrix, one AHB bus and one AHBto-APB bridges. The peripherals on the AHB bus (e.g., RCC, GPIO, CRC) are connected to the system bus through the inter-connection matrix. The data are transferred between AHB and APB bus using an AHB-to-APB bridge. When there's 8-bit or 16-bit access to APB registers, the APB bus will extend the access to 32-bit automatically.

#### 3.4 Memory map

Table 3-1 Memory map

Bus	Address range	Size	Peripheral
	0x0000 0000 - 0x0000 7FFF	32 KB	Main flash memory, system memory or SRAM, depending on BOOT configuration
	0x0000 8000 - 0x07FF FFFF	~127 MB	Reserved
	0x0800 0000 - 0x0800 7FFF	32 KB	Main Flash memory
	0x0801 0000 - 0x1FF0 FFFF	~383 MB	Reserved
	0x1FFE 0000 - 0x1FFE 01FF	0.5 KB	Reserved
Flash	0x1FFE 0200 - 0x1FFE 0FFF	3 KB	Reserved
	0x1FFE 1000 - 0x1FFE 11FF	0.5 KB	Reserved
	0x1FFE 1200 - 0x1FFE 1BFF	2.5 KB	Reserved
	0x1FFE 1C00 - 0x1FFF F3FF	~256 MB	Reserved
	0x1FFF F400 - 0x1FFF F7FF	1 KB	System memory
	0x1FFF F800 - 0x1FFF F80F	16 B	Option bytes
	0x1FFF F810 - 0x1FFF FFFF	2 KB	Reserved
0.0.0.1	0x2000 0000 - 0x2000 07FF	2KB	SRAM
SRAM -	0x2000 4000 - 0x2FFF FFFF	~255 MB	Reserved
	0x4000 0000 - 0x4000 03FF	1 KB	Reserved
	0x4000 0400 - 0x4000 07FF	1 KB	TIM3
	0x4000 0800 - 0x4000 0BFF	8 KB	Reserved
4.004	0x4000 2800 - 0x4000 2BFF	1 KB	Reserved
APB1	0x4000 2C00 - 0x4000 2FFF	1 KB	WWDG
	0x4000 3000 - 0x4000 33FF	1 KB	IWDG
	0x4000 3400 - 0x4000 37FF	1 KB	Reserved
	0x4000 3800 - 0x4000 3BFF	1 KB	Reserved

# Functional description

Bus	Address range	Size	Peripheral
	0x4000 4000 - 0x4000 43FF	1 KB	Reserved
	0x4000 4400 - 0x4000 47FF	1 KB	UART2
	0x4000 4800 - 0x4000 4BFF	3 KB	Reserved
	0x4000 5400 - 0x4000 57FF	1 KB	I2C1
	0x4000 5800 - 0x4000 5BFF	1 KB	Reserved
	0x4000 5C00 - 0x4000 5FFF	1 KB	Reserved
	0x4000 6000 - 0x4000 63FF	1 KB	Reserved
	0x4000 6400 - 0x4000 67FF	1 KB	Reserved
	0x4000 6800 - 0x4000 6BFF	1 KB	Reserved
	0x4000 6C00 - 0x4000 6FFF	1 KB	Reserved
	0x4000 7000 - 0x4000 73FF	1 KB	PWR
	0x4000 7400 - 0x4000 FFFF	35 KB	Reserved
	0x4001 0000 - 0x4001 03FF	1 KB	SYSCFG
	0x4001 0400 - 0x4001 07FF	1 KB	EXTI
	0x4001 0800 - 0x4001 23FF	7 KB	Reserved
	0x4001 2400 - 0x4001 27FF	1 KB	ADC1
	0x4001 2800 - 0x4001 2BFF	1 KB	Reserved
	0x4001 2C00 - 0x4001 2FFF	1 KB	TIM1
	0x4001 3000 - 0x4001 33FF	1 KB	SPI1
	0x4001 3400 - 0x4001 37FF	1 KB	DBGMCU
	0x4001 3800 - 0x4001 3BFF	1 KB	UART1
	0x4001 3C00 - 0x4001 3FFF	1 KB	Reserved
	0x4001 4000 - 0x4001 43FF	1 KB	TIM14
	0x4001 4400 - 0x4001 47FF	1 KB	Reserved
	0x4001 4800 - 0x4001 4BFF	1 KB	Reserved
	0x4001 4C00 - 0x4001 7FFF	13 KB	Reserved
	0x4002 0000 - 0x4002 03FF	1 KB	Reserved
	0x4002 0400 - 0x4002 0FFF	3 KB	Reserved
	0x4002 1000 - 0x4002 13FF	1 KB	RCC
	0x4002 1400 - 0x4002 1FFF	3 KB	Reserved
	0x4002 2000 - 0x4002 23FF	1 KB	Flash Interface
	0x4002 2400 - 0x4002 2FFF	3 KB	Reserved
	0x4002 3000 - 0x4002 33FF	1 KB	CRC
АНВ	0x4002 3400 - 0x4002 FFFF	47 KB	Reserved
	0x4003 0000 - 0x4003 03FF	1 KB	Reserved
	0x4003 0400 - 0x47FF FFFF	~127 MB	Reserved
	0x4800 0000 - 0x4800 03FF	1 KB	GPIOA
	0x4800 0400 - 0x4800 07FF	1 KB	GPIOB
	0x4800 0800 - 0x4800 0BFF	1 KB	Reserved
	0x4800 0C00 - 0x4800 0FFF	1 KB	Reserved
	0x4800 1000 - 0x5FFF FFFF	~384 MB	Reserved

# 3.5 Flash

This product provides up to 32KB embedded Flash memory available for storing code and

data.

#### 3.6 SRAM

This product provides up to 2KB embedded SRAM.

# 3.7 NVIC

This product embeds a Nested vector interrupt controller (NVIC), able to handle multiple maskable interrupt channels (excluding the 16 interrupt lines of the Cortex<sup>®</sup>-M0) and manage 4 programmable priority levels.

- Tightly coupled NVIC gives low latency interrupt processing.
- Interrupt entry vector table address passed directly to the core.
- Tightly coupled NVIC interfaces.
- Allow early processing of interrupts.
- Support high priority interrupt preemption.
- Support interrupt tail-chaining.
- Automatically save processor status.
- Automatic restoration when the interrupt returns with no instruction overhead.

This module provides flexible interrupt management with minimal interrupt latency.

## 3.8 EXTI

The external interrupt/event controller (EXTI) contains multiple edge detectors to capture the level changes on the I/O ports and generate interrupt/event to CPU. All I/O ports are connected to 16 external interrupt lines. Each interrupt line can be independently enabled or disabled and configured to select the trigger mode (rising edge, falling edge or both edges). A pending register can save all the interrupt request status.

The EXTI can detect the level fluctuation of an external line with a pulse width shorter than the internal APB clock period.

## 3.9 Clock and boot

The system clock can be configured after chip power-on. After the power-on reset, the default clock is the internal 8MHz high speed oscillator (HSI). User can configure to use the external 4 to 24MHz crystal oscillator (HSE) as the system clock. The system will automatically block the external clock source, turn off the PLL and use the internal oscillator when the external clock is detected to be invalid. Meanwhile, if the clock monitor interrupt is enabled, an interrupt request will be generated.

The clock system uses multiple pre-dividers to generate the clock for the AHB and APB bus. The maximum frequency of the AHB and APB bus clock can reach up to 48MHz.

#### 3.10 Boot modes

During boot, BOOT0 pins and nBOOT1 bit are used to select one of three boot options:

- Boot from embedded Flash
- Boot from system memory
- Boot from embedded SRAM

The Bootloader code locates in the system memory. Once the chip boots from the system memory, it will run the bootloader code and user can program the embedded Flash through UART1 port by using the bootloader.

#### 3.11 Power supply schemes

 VDD = 2.0V ~ 5.5V: I/O ports and internal voltage regulator are powered by the VDD Pins.

#### 3.12 Power supply supervisors

This product integrates the power-on reset (POR) and power-down reset (PDR) circuit. This circuit is workable in all power modes, to make sure the chip can work above the lowest power supply voltage. When the  $V_{DD}$  is lower than the preset threshold ( $V_{POR}/V_{PDR}$ ), this circuit will put system to reset status, without need of an external reset circuit.

This product also integrates a programmable voltage monitor (PVD), it can monitor the  $V_{DD}$  and  $V_{DDA}$  voltage, and compare it with the preset threshold  $V_{PVD}$ . When  $V_{DD}$  is lower or higher than  $V_{PVD}$ , an interrupt request can be generated, then the interrupt handler can send out warning information or put the chip into safe mode. The PVD function can be configured to be enable through user program.

## 3.13 Voltage regulator

The on-chip voltage regulator can regulate the external supply voltage to a lower and stable supply voltage that can be served by the internal circuits. The voltage regulator is workable after the chip power-on reset (POR).

#### 3.14 Low power mode

This product supports multiple low power modes, user can select the low power modes according to their end application to achieve a balance between power consumption, wakeup time and wakeup source.

#### Sleep mode

In Sleep mode, only the CPU clock is gated off. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

#### Stop mode

In Stop mode, low power consumption can be achieved with all RAM and registers content

in retention. In Stop mode, HSI and HSE are powered off. The microcontroller can be woken up by the EXTI signals. EXTI signals can come from the 16 external I/O ports or PVD output.

#### Deep Stop mode

Similar as Stop mode, but with lower power consumption.

#### Standby mode

In Standby mode, the lowest power consumption can be achieved. In this mode, the voltage regulator is powered off, and all the 1.5V domain are shut down. PLL, HSI and HSE are also powered off. Wakeup sources include rising edge on WKUP pin, active reset on NRST pin or IWDG reset. SRAM and registers content are lost in this mode. Only standby circuit is powered.

#### 3.15 Timers and watchdogs

This product has one advanced timer, two general purpose timers, three basic timers, two watchdog timers and one Systick timer. The table below compares the features of advanced, general purpose and basic timers.

Table 3-2 Feature summary of advanced, general purpose and basic timers

Туре	Instance	Resolution	Counter direction	pre-divider	DMA request	Capture/com pare channels	Comple mentary output
Advanced	TIM1	16-bit	up, down, up/down	1 to 65536	No	4	Yes
General purpose	TIM3	16-bit	up, down, up/down	1 to 65536	No	4	No
Basic	TIM14	16-bit	up	1 to 65536	No	1	No

#### Advanced timer (TIM1)

The advanced timer includes a 16-bit counter, four capture/compare channels and three phases complementary PWM generator. This timer supports hardware dead-time insertion when using as complementary PWM generator. This timer can also be used as a full-function general purpose timer. This timer has four independent channels, each channel can be used for:

- Input capture
- Output compare
- PWM generator (center- or edge-aligned)
- Single pulse output

When this timer is used as a general-purpose timer, it has the same function as the TIM3. When this timer is used as a 16-bit PWM generator, it can be configured to a broad duty cycle range from 0% to 100%.

The advanced timer has lots of identical features and internal structures as the generalpurpose timer, in this way the advanced timer can work together with the general-purpose timer through the link function, to provide synchronization and event trigger function. The counter can be frozen in debug mode.

#### General-purpose timer (TIMx)

This product has one general-purpose timer (TIM3). The timer has a 16-bit counter, support both up and down counting, with automatically reload. The timer also has a 16-bit frequency pre-divider and four independent channels. Each channel can be used as input capture, output compare, PWM or single pulse output.

These general-purpose timers can also work together through the timer link function, to provide synchronization between timers and event trigger function.

Any general-purpose timer can be used to generate PWM output or work as basic timer.

These timers can also be used to decode incremental encoder signals and can also be used to decode one to four Hall sensors' digital output.

The counter can be frozen in debug mode.

#### **Basic timer (TIM14)**

The basic timer is based on a 16-bit up counter and a 16-bit prescaler. The counter can be frozen in debug mode.

#### Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit down counter and an 8-bit prescaler. It is clocked by an internal independent 40KHz oscillator. Because this oscillator is independent of the main clock, it can run in stop and Standby modes. It can be used to reset the entire system when a system error occurs or as a free timer to provide timeout management for applications. It can be configured to start the watchdog by software or hardware through the option byte. The counter can be frozen in debug mode.

#### Window watchdog (WWDG)

The window watchdog is based on a 7-bit down counter, and it can be set to free-running. It can be used as a watchdog to reset the entire system when a system error occurs. It is clocked by the main clock and has an early warning interrupt function; The counter can be frozen in debug mode

#### System tick timer (Systick)

This timer is dedicated to the real-time operating system and can also be used as a general down counter. It has the following features:

- 24-bit down counter
- Support auto reload
- A maskable interrupt can be generated when counter value is 0
- Programmable clock source

#### 3.16 GPIO

Each GPIO pin can be configured by software as output (push-pull or open-drain), input (with or without pull-up or pull-down) or multiplexed peripherals function port. Most GPIO pins are shared with digital or analog functions. If necessary, the peripheral functions of the I/O pins can be locked by specific operation to avoid accidental writing to the I/O register.

## 3.17 UART

This product series has up to two UART interfaces. The UART interface supports configurable data length of 5-, 6-, 7-, 8-, and 9-bits. The UART interface also supports LIN master and slave function and ISO7816 smart card mode.

## 3.18 I2C

This product series has up to one I2C interface. The I2C bus interface can work in multimaster mode or slave mode and supports standard and fast mode. The I2C interface supports 7-bit or 10-bit addressing.

## 3.19 SPI

This product series has up to one SPI interfaces. The SPI interface can be configured as 1 to 32 bits per frame in master or slave mode. The highest speed of master mode is 24 Mbps, and the highest speed of slave mode is 12 Mbps.

## 3.20 I2S

This product has up to one I2S interfaces shared with the SPI module. The I2S module shares three pins with SPI, supports half-duplex communication (transmitter or receiver only), master or slave operation, underflow flag in transmit mode (only slave), and overflow flag in receive mode (master and slave mode) and frame error flag in receive and transmit mode (only slave). 8-bit programmable linear prescaler is used to achieve precise audio sampling frequency from 8KHz to 192KHz. The data format can be 16-bit, 24-bit or 32-bit, and the data packet frame is fixed at 16-bit (16-bit data frame) or 32-bit (16-bit, 24-bit or 32-bit data frame).

# 3.21 ADC

This product has one 12-bit analog/digital converter (ADC), with up to 8 external channels available, which supports single-shot, scan mode and continuous scan mode. In the scan mode, the conversion of the sampling value on the selected group of analog inputs is automatically performed.

The analog watchdog function allows very precise monitoring of one or all selected channels. When the monitored signal exceeds a preset threshold, an interrupt will be generated. The triggers generated by the general-purpose timers (TIMx) and the advanced timers can be selected to trigger the ADC sampling, in this way the ADC sampling can be

synchronized with the timer.

# 3.22 CRC

The cyclic redundancy check (CRC) module uses a fixed polynomial generator to generate a CRC code from a 32-bit data word. In many applications, CRC is used to verify the consistency of data transmission or storage. Within the scope of the EN/IEC60335-1 standard, it provides a method to detect flash memory errors. The CRC module can be used to calculate the signature of the software package in real time and compare it with the signature generated when the software is linked and generated.

# 3.23 SWD

This product equips Arm standard two-wire Serial Wire Debug (SWD).

# 4

# **Pinout and assignment**



# 4.1 Pinout diagram

Figure 4-1 TSSOP20 pinout diagram



Figure 4-2 QFN20 pinout diagram

# 4.2 Pin assignment

Table 4-1 Pin assignment table

Pi	in ID	Name	Type <sup>(1)</sup>	I/O level	Main	Multiplay function	Additional
QFN20	TSSOP20	Name	туре	(2)	function	Multiplex function	function
1	4	PA10 NRST	I/O	тс	PA10	UART1_TX	-
2	5	PB0 OSC_IN	I/O	тс	PB0	-	ADC1_VIN[1]
3	6	PB1 OSC_OUT	I/O	тс	PB1	-	ADC1_VIN[0]
4	7	VSS	S	-	VSS	-	-
5	8	PA1	I/O	тс	PA1	SPI_MISO/I2S_MCK UART2_TX I2C_SDA	-
6	9	VDD	S	-	VDD	-	-
7	10	PA0 WKUP	I/O	тс	PA0	SPI_NSS/I2S_WS UART1_RX TIM1_CH3N I2C_SCL TIM3_CH3	-
8	11	PA4	I/O	тс	PA4	TIM1_BKIN I2C_SDA	-
9	12	PA5	I/O	тс	PA5	SPI_SCK/I2S_CK I2C_SCL	-
10	13	PA6	I/O	тс	PA6	SPI_MOSI/I2S_SD TIM1_CH1 TIM1_CH1N TIM1_CH3	-
11	14	PA7	I/O	тс	PA7	SPI_MISO/I2S_MCK TIM1_CH1N TIM1_CH2N MCO TIM1_CH4	ADC1_VIN[7]
12	15	PA8	I/O	тс	PA8	SPI_SCK/I2S_CK TIM1_CH2 TIM3_CH1	-
13	16	PA9	I/O	тс	PA9	SPI_MOSI/I2S_SD TIM1_CH2N TIM1_CH1 TIM14_CH1	-
14	17	PA14 BOOT0	I/O	тс	PA14	SWDCLK TIM1_CH3 TIM1_CH2 SPI_MISO/I2S_MCK UART1_TX	-
15	18	PA13	I/O	тс	PA13	SWDIO UART1_RX UART2_RX I2C_SCL	-
16	19	PA15	I/O	тс	PA15	SPI_NSS/I2S_WS TIM1_CH3N TIM3_CH3	ADC1_VIN[6]
17	20	PA2	I/O	тс	PA2	TIM1_CH2N TIM3_CH2	ADC1_VIN[5]
18	1	PA11	I/O	тс	PA11	TIM1_CH2 TIM14_CH1 TIM3_CH1	ADC1_VIN[4]
19	2	PA12	I/O	тс	PA12	UART1_TX	ADC1_VIN[3]
20	3	PA3	I/O	TC	PA3	UART1_RX	ADC1_VIN[2]

1. I = input, O = output, S = power pins, HiZ = high resistance state.

2. TC: standard IO. Input signal level should not exceed VDD.

# 4.3 Pin multiplexing

Table 4-2 PA port multiplexing AF0-AF4

Pin	AF0	AF1	AF2	AF3	AF4
PA0	SPI_NSS/I2S_WS	UART1_RX	TIM1_CH3N	I2C_SCL	TIM3_CH3
PA1	SPI_MISO/I2S_MCK	-	UART2_TX	I2C_SDA	-
PA2	-	-	TIM1_CH2N	-	TIM3_CH2
PA3	-	UART1_RX	-	-	-
PA4	-	-	TIM1_BKIN	I2C_SDA	-
PA5	SPI_SCK/I2S_CK	-	-	I2C_SCL	-
PA6	SPI_MOSI/I2S_SD	TIM1_CH1	TIM1_CH1N	-	TIM1_CH3
PA7	SPI_MISO/I2S_MCK	TIM1_CH1N	TIM1_CH2N	MCO	TIM1_CH4
PA8	SPI_SCK/I2S_CK	TIM1_CH2	-	-	TIM3_CH1
PA9	SPI_MOSI/I2S_SD	TIM1_CH2N	TIM1_CH1	TIM14_CH1	-
PA10	-	UART1_TX	-	-	-
PA11	-	-	TIM1_CH2	TIM14_CH1	TIM3_CH1
PA12	-	UART1_TX	-	-	-
PA13	SWDIO	UART1_RX	UART2_RX	I2C_SCL	-
PA14	SWDCLK	TIM1_CH3	TIM1_CH2	SPI_MISO/I2S_MCK	UART1_TX
PA15	SPI_NSS/I2S_WS	TIM1_CH3N	-	-	TIM3_CH3

# Pinout and assignment

Table 4-3 PB port multiplexing AF0-AF4

Pin	AF0	AF1	AF2	AF3	AF4
PB0	-	-	-	-	-
PB1	-	-	-	-	-

5

# **Electrical characteristics**

# 5.1 Test condition

All voltages are referenced to  $V_{\mbox{\scriptsize SS}}$  unless otherwise stated.

# 5.1.1 Load capacitor

The load conditions for pin parameters measurement are shown in the Figure 5-1.





# 5.1.2 Pin input voltage

The measurement of the input voltage on the pin is shown in Figure 5-2.



Figure 5-2 Pin input voltage

## 5.1.3 Power scheme

The power supply design scheme is shown in Figure 5-3.



Figure 5-3 Power scheme <sup>(1)</sup>

1. Both VDD and VDDA of this product are connected to the VDD pin on the package, and both VSS and VSSA are connected to the VSS pin.

# 5.1.4 Current consumption measurement

The measurement of the current consumption on the pin is shown in Figure 5-4.



Figure 5-4 Current consumption measurement scheme

## 5.2 Absolute maximum rating

Stresses above the absolute maximum ratings given in "Absolute Group Maximum

Ratings" list (Table 5-1, Table 5-2) may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

#### Table 5-1 Voltage characteristics

Symbol	Symbol Description		Maximum	Unit
VDDx-VSSx	External main supply voltage (including $V_{\text{DDA}}$ and $$V_{\text{SSA}}$)^{(1)}$	-0.3	5.8	V
V <sub>IN</sub> <sup>(2)</sup>	Input voltage on other pins	Vss-0.3	V <sub>DD</sub> +0.3	

1. All power (VDD) and ground (VSS) pins must always be connected to the external power supply system within the permitted range.

2. The maximum value of V<sub>IN</sub> must be respected. Refer to the table below for the maximum allowed injected current values.

#### Table 5-2 Current characteristics

Symbol	Description	Maximum	Unit
Ivdd/vdda <sup>(1)</sup>	Total current through $V_{DD}/V_{DDA}$ power pins (supply current) <sup>(1)</sup>	+60	
Ivss/vssa <sup>(1)</sup>	Total current through $V_{SS}/V_{SSA}$ ground pins (outflow current) <sup>(1)</sup>	-60	
L -	Output sink current on any I/O and control pins	+25	
lio	Output current on any I/O and control pins	-25	mA
(2)(3)	NRST pin injection current	±5	
I <sub>INJ</sub> (PIN) <sup>(2)(3)</sup>	HSE OSC_IN pin injection current	±5	
∑I <sub>INJ(PIN)</sub> <sup>(5)</sup>	Other pins injection current <sup>(4)</sup>	±25	

1. All main power (V<sub>DD</sub>) and ground (V<sub>SS</sub>) pins must always be connected to an external power supply in the permitted range.

- 2. This current consumption must be correctly distributed to all I/O and control pins.
- 3. The reverse injection current can interfere with the analog performance of the device.
- When V<sub>IN</sub> > V<sub>DDA</sub>, a positive injected current is generated; when V<sub>IN</sub> < V<sub>SS</sub>, a reverse injected current is generated. Do not exceed I<sub>INJ(PIN)</sub>.
- When there is simultaneous injection current for multiple inputs, the maximum value of ΣI<sub>INJ(PIN)</sub> is equal to the sum of the absolute values of the forward injection current and the reverse injection current (instantaneous value).

#### 5.3 Operating conditions

#### 5.3.1 General operating conditions

Table 5-3 General operating conditions

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
<b>f</b> HCLK	Internal AHB clock frequency	-	-	-	48	
fpclk1	Internal APB1 clock frequency	-	-	-	48	MHz

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Vdd	Digital circuit operating voltage	-	2.0	3.3	5.5	
	Analog circuit operating voltage (Performance is guaranteed)	Must be the same as	2.5	3.3	5.5	V
V <sub>DDA</sub>	Analog circuit operating voltage (Performance is not guaranteed)	V <sub>DD</sub> <sup>(1)</sup>	2.0	-	2.5	
	Power dissipation	TSSOP20	-	-	270	
PD	Temperature: $T_A = 85^{\circ}C^{(2)}$ or: $T_A = 105^{\circ}C^{(2)}$	QFN20	-	-	196	mW
т.	Ambient temperature (industrial level)	-	-40	-	85	°C
TA	Ambient temperature (extended industrial level)	-	-40	-	105	°C
т.	Junction temperature <sup>(3)</sup> (industrial level)	-	-40	-	105	°C
TJ	Junction temperature <sup>(3)</sup> (extended industrial level)	-	-40	-	125	°C

 It is recommended to use the same power supply for V<sub>DD</sub> and V<sub>DDA</sub>, the maximum permissible difference between V<sub>DD</sub> and V<sub>DDA</sub> is 300mVduring power up and normal operation.

- 2. If  $T_A$  is low, higher  $P_D$  values are allowed if  $T_J$  does not exceed  $T_{Jmax}$ .
- 3. In low power dissipation state,  $T_A$  can be extended to this range if  $T_J$  does not exceed  $T_{Jmax}$ .

## 5.3.2 Operating conditions at power-up/power-down

The parameters given in the table below are provided under the ambient temperature and the  $V_{DD}$  supply voltage listed in Table 5-3.

Table 5-4 Operating conditions at power-up/power-down

Symbol	Conditions	Conditions Min. Typ.		Max.	Unit	
	$V_{DD}$ rise time $t_r$	1	-	8		
t∨DD	V <sub>DD</sub> fall time t <sub>f</sub>	400	-	8	us	
V <sub>ft</sub> <sup>(3)</sup>	Power-down threshold voltage	-	0	-	mV	

1. Data based on characterization results, not tested in production.

- 2. The V<sub>DD</sub> waveforms of chip power-on and power-down must strictly follow the t<sub>r</sub> and t<sub>f</sub> phased in the following waveform diagram, and no power-down is allowed during power-on process.
- 3. Note: To ensure the reliability of chip power-on, all power-on should start from 0V.





# 5.3.3 Embedded reset and power control block characteristics

The parameters given in the table below are provided under the ambient temperature and the  $V_{DD}$  supply voltage listed in Table 5-3.

Table 5-5 Embedded reset and power control block characteristics

Symbol	Parameter	Condition	Min. <sup>(3)</sup>	Тур.	Max. <sup>(3)</sup>	Unit	
		PLS[3:0]=0001 (Rising edge)	1.84	2.04	2.24		
		PLS[3:0]=0001 (Falling edge)	1.71	1.90	2.09		
		PLS[3:0]=0010 (Rising edge)	2.10	2.33	2.56		
		PLS[3:0]=0010 (Falling edge)	1.96	2.18	2.40		
		PLS[3:0]=0011 (Rising edge)	2.36	2.62	2.88		
		PLS[3:0]=0011 (Falling edge)	2.21	2.46	2.71		
		PLS[3:0]=0100 (Rising edge)	2.62	2.91	3.20		
		PLS[3:0]=0100 (Falling edge)	2.46	2.73	3.00		
	Level	PLS[3:0]=0101 (Rising edge)	2.87	3.19	3.51		
.,	selection of	PLS[3:0]=0101 (Falling edge)	2.73	3.03	3.33	V	
Vpvd	programmable voltage	PLS[3:0]=0110 (Rising edge)	3.15	3.50	3.85	V	
	detectors	PLS[3:0]=0110 (Falling edge)	2.99	3.32	3.65		
		PLS[3:0]=0111 (Rising edge)	3.40	3.78	4.16		
		PLS[3:0]=0111 (Falling edge)	3.22	3.58	3.94		
		PLS[3:0]=1000 (Rising edge)	3.70	4.11	4.52		
		PLS[3:0]=1000 (Falling edge)	3.46	3.84	4.22		
		PLS[3:0]=1001 (Rising edge)	3.96	4.40	4.84		
		PLS[3:0]=1001 (Falling edge)	3.74	4.15	4.57		
		PLS[3:0]=1010 (Rising edge)	4.19	4.65	5.12		
		PLS[3:0]=1010 (Falling edge)	4.01	4.45	4.90		
Vpor/pdr <sup>(1)</sup>	Power-on reset threshold	-	-	1.65	-	V	
$V_{hyst\_PDR}$	PDR hysteresis	-	-	40	-	mV	
TRSTTEMPO <sup>(2)</sup>	Reset duration	-	-	2.5	-	ms	

1. The product behavior is guaranteed by design down to the minimum value VPOR/PDR.

- 2. Guaranteed by design, not tested in production.
- 3. Drawn from comprehensive evaluation.

Note: The reset duration is measured from power-on (POR reset) to the time when the user application code reads the first instruction

# 5.3.4 Built-in voltage reference

The parameters given in the table below are provided under the ambient temperature and the  $V_{DD}$  supply voltage listed in Table 5-3.

Table 5-6 Build-in voltage reference

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
VREFINT	Built-in voltage reference	-40°C < T <sub>A</sub> < 105°C	-	1.2	-	V
Ts_vrefint <sup>(1)</sup>	ADC sampling time when readout build-in voltage reference	-	-	11.8	-	us

1. The sampling time is obtained through multiple tests

# 5.3.5 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code. All Run-mode current consumption measurements given in this section are performed with a reduced code.

#### Maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in analog input mode, and connected to a static level V<sub>DD</sub> or V<sub>SS</sub> (no load)
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted to the  $f_{HCLK}$  (0 ~ 24 MHz is 0 waiting cycle, 24 ~ 48 MHz is 1 waiting cycle).
- The instruction prefetching function is on. When the peripherals are enabled:  $f_{PCLK1} = f_{HCLK}$ .

Note: The instruction prefetching function must be set before setting the clock and bus divider.

The parameters given in the table below are based on the ambient temperature and the  $V_{DD}$  supply voltage listed in Table 5-3.

Symbol	Parameters	Condition	f <sub>HCLK</sub>	Typical All peripherals enabled			Typical All peripherals disabled				Unit	
-			(Hz)	-40°C	<b>25°</b> C	<b>85°</b> C	105°C	<b>-40</b> °C	25°C	<b>85</b> °C	105°C	
		48M	5.42	5.33	5.33	5.33	4.31	4.23	4.22	4.23		
		Internal	24M	3.74	3.64	3.62	3.63	3.17	3.08	3.07	3.08	
	Supply		8M	1.38	1.37	1.41	1.43	1.24	1.23	1.26	1.28	
ldd	current in	clock	4M	1.41	1.34	1.13	1.09	1.11	1.41	1.34	1.13	mA
	Run mode	source	2M	0.91	0.84	0.87	0.89	0.82	0.75	0.78	0.80	
			1M	0.61	0.59	0.62	0.64	0.55	0.53	0.57	0.58	
			500K	0.48	0.45	0.47	0.50	0.45	0.42	0.46	0.47	

Table 5-7 Typical current consumption in Run mode

Symbol Paran	Parameters	Condition	f <sub>HCLK</sub> (Hz)	Typical All peripherals enabled			Typical All peripherals disabled			Unit		
				<b>-40</b> °C	<b>25°</b> C	<b>85°</b> C	105°C	<b>-40</b> °C	<b>25</b> °C	<b>85°</b> C	105°C	
			125K	0.38	0.35	0.38	0.40	0.37	0.35	0.37	0.39	

Table 5-8 Typical current consumption in Sleep mode

Symbol	Parameters	Condition	<b>f</b> HCLK	Typical All peripherals enabled			Typical All peripherals disabled				Unit	
eysei			(Hz)	-40°C	<b>25</b> °C	<b>85</b> °C	105°C	<b>-40</b> °C	<b>25</b> °C	<b>85</b> °C	105°C	•
		48M	2.84	2.74	2.71	2.70	1.73	1.62	1.60	1.60		
		24M	1.89	1.78	1.76	1.75	1.33	1.22	1.20	1.20		
			8M	1.22	1.11	1.10	1.10	1.03	0.93	0.91	0.91	
le e	Supply	Internal	4M	1.47	1.41	0.78	0.79	0.45	0.37	0.39	0.40	
IDD	current in Sleep mode	clock source	2M	0.94	0.87	0.92	0.94	0.42	0.34	0.36	0.37	mA
			1M	0.61	0.59	0.63	0.65	0.57	0.55	0.59	0.61	
			500K	0.48	0.46	0.49	0.51	0.46	0.44	0.47	0.49	
			125K	0.38	0.36	0.39	0.40	0.38	0.35	0.38	0.40	

Table 5-9 Typical and maximum current consumption in stop and Standby modes (1)

Symbol	Parameter	Conditions	Typical	Maximum		Unit
Symbol	Parameter	Conditions	25°C	25°C	-40~105°C	Onit
	Supply current in Stop mode	Enter Stop mode after reset, V <sub>DD</sub> =3.3V	56.3	69	145	
IDDx	Supply current in Deep Stop mode	Enter Deep Stop mode after reset, V <sub>DD</sub> =3.3V	1.3	2.9	64	μA
	Supply current in Standby mode	IWDG disabled	0.27	1.2	2.5	

1. The I/O state is an analog input.

#### **On-chip peripheral current consumption**

The current consumption of the on-chip peripherals is given in the following table. The MCU is placed under the following conditions:

- All I/O pins are in analog input mode and connected to a static level  $V_{\text{DD}}$  or  $V_{\text{SS}}$  (no load).
- All peripherals are disabled unless otherwise specified.
- The given value is calculated by measuring the current consumption.
  - When all peripherals are clocked off
  - When only one peripheral is clocked on
- Ambient operating temperature and V<sub>DD</sub> supply voltage conditions are listed in Table 5-3.

Symbol	Parameter	Bus	Typical	Unit
	CRC		0.45	
	GPIOA	AHB	0.23	
	GPIOB		0.25	
	TIM1		3.91	
	TIM14		1.14	
	SPI1		2.91	
	UART1		2.70	
	SYSCFG		0.06	
lod	MCUDBG		0.04	uA/MHz
	EXTI	APB1	0.60	
	ADC		2.28	
	TIM3		2.03	
	UART2		2.63	
-	IWDG		0.35	
	I2C1		3.25	
	WWDG		0.15	

1.  $f_{HCLK} = 48MHz$ ,  $f_{APB1} = f_{HCLK}$ , the prescale coefficient of each peripheral is the default value.

#### Wake up time from low power mode

The wake-up time listed in the table below is measured during the wake-up process of the internal clock HSI. The clock source used to wake up the chip depends on the current operating mode:

Stop or Standby mode: the clock source is the oscillator

Sleep mode: the clock source is the clock used when entering the Sleep mode.

The parameters given in the table below are based on the ambient temperature and the  $V_{DD}$  supply voltage listed in Table 5-3.

Table 5-11 Wake up time from low power mode

Symbol	Parameter	Conditions	Typical	Unit
twusleep	Wake up from Sleep mode	System clock is HSI	3	cycles
twustop	Wake up from Stop mode (regulator is in Run mode)	System clock is HSI	11	μs
twudeepstop	Wake up from Deep Stop mode (regulator is in low power mode)	System clock is HSI	14	μs
twustdby	Wake up from Standby mode	PWR->CR[15:14] = 0x1	419	μs
twustdby	Wake up from Standby mode	PWR->CR[15:14] = 0x2	366	μs
twustdby	Wake up from Standby mode	PWR->CR[15:14] = 0x3	392	μs

## 5.3.6 External clock source characteristics

#### High-speed external user clock generated from an external source

The characteristic parameters given in the following table are measured by a high-speed external clock source, and the ambient temperature and power supply voltage meet General operating conditions.

Table 5-12 High-speed external user clock characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
fHSE_ext	User external clock source frequency <sup>(1)</sup>	-	-	8	32	MHz
VHSEH	OSC_IN input high level voltage	-	0.7V <sub>DD</sub>	-	Vdd	V
V <sub>HSEL</sub>	OSC_IN input low level voltage	-	Vss	-	$0.3V_{DD}$	V
t <sub>w(HSE)</sub>	OSC_IN high or low time	-	15	-	-	ns





#### High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 24 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph is based on the design simulation results obtained with typical external components specified in the table below. In the application, the resonator and the load capacitors must be placed as close as possible to the oscillator pins to minimize output distortion and stabilization time at startup. Refer to the crystal resonator manufacturer for more details on the resonator

characteristics (frequency, package, accuracy...).

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
	Oscillator	2.0V <v<sub>DD&lt;3.6V</v<sub>	4	8	12	MHz
fosc_in	frequency <sup>(2)</sup>	3.0V <v<sub>DD&lt;5.5V</v<sub>	8	16	24	MHz
RF	Feedback resistor <sup>(4)</sup>	-	-	1000	-	kΩ
	Support crystal serial	fosc_in =24MHz, Vdd=3V	-	-	50	Ω
ESR		f <sub>OSC_IN</sub> =12MHz, V <sub>DD</sub> =2V	-	-	120	Ω
<b>I</b> 2	HSE current consumption	f <sub>OSC_IN</sub> =24MHz, ESR=30 V <sub>DD</sub> = 3.3V, C <sub>L1</sub> C <sub>L2</sub> <sup>(3)</sup> is 20pF	-	1.5	-	mA
gm	Oscillator transconductan ce	Start up	-	9	-	mA/V
tsu (HSE) <sup>(5)</sup>	Startup time	V <sub>DD</sub> is stable	-	3	-	ms

Table 5-13 HSE oscillator characteristics (1)(2)

1. Resonator characteristics given by the crystal/ceramic resonator manufacturer characteristics Parameter.

- 2. Guaranteed by design, not tested in production.
- 3. For C<sub>L1</sub> and C<sub>L2</sub>, it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (Typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator. C<sub>L1</sub> and C<sub>L2</sub> are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C<sub>L1</sub> and C<sub>L2</sub>. PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C<sub>L1</sub> and C<sub>L2</sub>.
- 4. The relatively low value of the R<sub>F</sub> resistance can be used to avoid problems arising from the use of wet conditions to provide protection, this environment results in leakage and bias conditions have changed. However, if the MCU is applied in bad wet conditions, the design needs to take this parameter into account.
- tsu(HSE) is the startup time measured from the moment it is enabled (by software) to a stabilized
   8 MHz oscillation is reached. This value is measured for a standard crystal resonator, and it can vary significantly with the crystal manufacturer.



Figure 5-7 Typical application with an 8 MHz crystal

# 5.3.7 Internal clock source characteristics

The characteristic parameters given in the table below are measured using ambient temperature and supply voltage in accordance with general operating conditions.

#### High-speed internal (HSI) oscillator

Table 5-14 HSI oscillator characteristics (1)(2)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
fHSI	Frequency	-	-	8	-	MHz
ACCHSI HSI oscillator deviation	T <sub>A</sub> = -40°C~ 105°C	-2.5	-	+2.5	%	
	deviation	T <sub>A</sub> = 25°C	-1	-	+1	%
Tstab(HSI)	HSI oscillator startup time	-	-	-	20	μs
Idd(HSI)	HSI oscillator power consumption	-	-	80	-	μA

1.  $V_{DD} = 3.3V$ , TA = - 40°C ~ 105°C, unless otherwise specified.

2. Guaranteed by design, not tested in production.

#### Low-speed internal (LSI) oscillator

Table 5-15 LSI oscillator characteristics <sup>(1)</sup>

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
f <sub>LSI</sub> <sup>(2)</sup>	Frequency	T <sub>A</sub> = 25°C	36	40	44	KHz
f <sub>LSI</sub> <sup>(2)</sup>	Frequency	T <sub>A</sub> = -40°C∼ 105°C	20	40	70	KHz
tsu(LSI) <sup>(3)</sup>	LSI oscillator startup time	-	-	-	100	μs
I <sub>DD(LSI)</sub> <sup>(3)</sup>	LSI oscillator power consumption	-	-	0.20	-	μA

1.  $V_{DD} = 3.3V$ ,  $T_A = -40^{\circ}C \sim 105^{\circ}C$ , unless otherwise stated.

2. Drawn from comprehensive evaluation, not tested in production.

3. Guaranteed by design, not tested in production.

## 5.3.8 PLL characteristics

The relationship between the input clock frequency  $f_{PLL_IN}$  and output clock  $f_{PLL_OUT}$  frequency is:

$$\frac{f_{PLL\_IN}}{\text{PLLDIV}[2:0]+1} = \frac{f_{PLL\_OUT}}{\text{PLLMUL}[6:0]+1}$$

PLLMUL[6:0] and PLLDIV[2:0] are the frequency division ratio settings of the PLL frequency divider and output frequency divider.

The parameters listed in the following table are provided under ambient temperature and power supply voltage in accordance with general working conditions.

Table 5-16 PLL characteristics (1)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
fpll_in	PLL input clock (2)	-	4	8	24	MHz
D <sub>PLL_IN</sub>	PLL input clock duty cycle	-	20	-	80	%
f <sub>vco</sub>	VCO output clock	-	80	-	200	MHz
fpll_out	PLL output clock	-	40	-	100	MHz
IDD(PLL)	PLL current consumption	-	-	1550	-	uA

1. Guaranteed by design, not tested in production.

 Use the correct multiplication factor to ensure the f<sub>PLL\_OUT</sub> is within the allowable range according to the PLL input clock frequency.

## 5.3.9 Memory characteristics

Table 5-17 Flash memory characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
t <sub>prog</sub>	16-bit programming time	-	131.5	-	154.5	μs
terase	Page (1024 bytes) erase time	-	4	-	6	ms
tме	Mass erase time	-	30	-	40	ms
IDD Supply current	Read mode 25MHz	-	-	1.2	mA	
	Supply current	Write mode	-	-	1.2	mA
		Erase mode	-	-	0.6	mA

Table 5-18 Flash memory endurance and data retention <sup>(1)(2)</sup>

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Nend	Endurance	-	100000	-	-	Cycles
TDR	Data	T <sub>A</sub> = 105°C	10	-	-	Years
	retention	T <sub>A</sub> = 85°C	20	-	-	Tears
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
--------	-----------	-----------------------	------	------	------	------
		T <sub>A</sub> = 25°C	100	-	-	

# 5.3.10 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

#### Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports), the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to VDD and VSS through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 1000-4-4 standard.

A device reset allows normal operations to be resumed. The test results are given in the following table.

#### Table 5-19 EMS characteristics

Symbol	Parameter	Conditions	Level/Type
VFESD	Voltage limit applied to any I/O pin, resulting in malfunction	V <sub>DD</sub> = 3.3V, T <sub>A</sub> = +25°C, f <sub>HCLK</sub> = 48MHz. Conforming to IEC61000-4-2	2A
Vfeft	Fast transient voltage burst limits to be applied through 100 pF on VDD and VSS pins to induce a functional disturbance	V <sub>DD</sub> = 3.3V, T <sub>A</sub> = +25°C, f <sub>HCLK</sub> = 48MHz. Conforming to IEC61000-4-4	2A

#### Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software.

Therefore, it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for this application.

#### Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (for example control registers)

#### **Prequalification trials**

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors.

# 5.3.11 Functional EMS (Electrical Sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed to determine its performance in terms of electrical sensitivity.

#### Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts  $\times$  (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

#### Static latch-up

Two complementary static latch-up tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output, and configurable I/O pin

These tests are compliant with EIA/JESD78E IC latch-up standard.

Table 5-20 ESD & LU characteristics

Symbol	Parameter	Conditions	Maximum	Unit
Vesd(HBM)	Electrostatic discharge voltage (Human body model)	$T_A = 25^{\circ}C$ , conforming to ESDA/JEDEC JS- 001-2017	±6000	V
Vesd(CDM)	Electrostatic discharge voltage (Charging device model)	$T_A = 25^{\circ}C$ , conforming to ESDA/JEDEC JS- 002-2018	±2000	V
llu	Latch-up current	T <sub>A</sub> = 105°C, conforming to JESD78E	±300	mA

# 5.3.12 I/O port characteristics

# General input/output characteristics

Unless otherwise specified, the parameters given in Table 5-3 are used for tests. All I/O

#### ports are CMOS compatible.

Table 5-21 I/O static characteristics

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
VIL	Low level input voltage	V <sub>DD</sub> = 3.3V	-	-	0.8	V
VIL	Low level input voltage	V <sub>DD</sub> = 5V	-	-	0.3 * V <sub>DD</sub>	V
VIH	High level input voltage	V <sub>DD</sub> = 3.3V	2.0	-	-	V
Vін	High level input voltage	V <sub>DD</sub> = 5V	0.7 * V <sub>DD</sub>	-	-	V
Vhy	Schmitt trigger hysteresis (1)	V <sub>DD</sub> = 3.3V	0.1 * V <sub>DD</sub>	0.50	-	V
Vhy	Schmitt trigger hysteresis (1)	V <sub>DD</sub> = 5V	0.1 * V <sub>DD</sub>	0.60	-	V
l <sub>ikg</sub>	Input leakage current <sup>(2)</sup>	V <sub>DD</sub> = 3.3V	-1	-	1	μA
l <sub>ikg</sub>	Input leakage current <sup>(2)</sup>	V <sub>DD</sub> = 5V	-1	-	1	μA
Rpu	Weak pull-up equivalent resistor <sup>(3)</sup>	V <sub>DD</sub> = 3.3V, V <sub>IN</sub> = V <sub>SS</sub>	50	60	75	kΩ
Rpu	Weak pull-up equivalent resistor <sup>(3)</sup>	V <sub>DD</sub> = 5V, V <sub>IN</sub> = V <sub>SS</sub>	50	60	75	kΩ
Rpd	Weak pull-down equivalent resistor <sup>(3)</sup>	$V_{DD}$ = 3.3V, $V_{IN}$ = $V_{DD}$	50	60	75	kΩ
R <sub>PD</sub>	Weak pull-down equivalent resistor <sup>(3)</sup>	$V_{DD}$ = 5V, $V_{IN}$ = $V_{DD}$	50	60	75	kΩ
CIO	I/O pin capacitance	-	-	-	10	pF

1. Drawn from comprehensive evaluation, not tested in production.

- 2. If there is reverse current in the adjacent pin, the leakage current may be higher than the maximum value.
- 3. The pull-up and pull-down resistors are poly resistors.

#### **Output driving current**

The GPIOs (general purpose input/outputs) can sink or source up to ±20mA.

In the user application, the number of I/O pins must ensure that the drive current must be limited to respect the absolute maximum rating specified in Table 5-1:

- The sum of the currents sourced by all the I/O pins on V<sub>DD</sub>, plus the maximum operating current that the MCU sourced on V<sub>DD</sub>, cannot exceed the absolute maximum rating I<sub>VDD</sub>.
- The sum of the currents drawn by all I/O ports and flowing out of V<sub>SS</sub>, plus the maximum operating current of the MCU flowing out on V<sub>SS</sub>, cannot exceed the absolute maximum rating I<sub>VSS</sub>.

#### **Output voltage levels**

Unless otherwise stated, the parameters listed in the table below are provided under the ambient temperature and VDD supply voltage in accordance with the conditions summarized in Table 5-3. All I/O ports are CMOS compatible.

MODE[1:0]	Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
	V <sub>OL</sub> <sup>(1)</sup>	Output low voltage	lıo = 6mA,	-	0.16	-	
	Voh <sup>(2)</sup>	Output high voltage	VDD=3.3V	-	3.11	-	
	Vol (1)(3)	Output low voltage	l <sub>i0</sub>  = 8mA,	-	0.2	0.4	
11	V <sub>OH</sub> <sup>(2)(3)</sup>	Output high voltage	VDD=3.3V	2.4	3.05	-	
	Vol (2)(3)	Output low voltage	Iıo =20mA,	-	0.57	-	
	V <sub>OH</sub> <sup>(2)(3)</sup>	Output high voltage	VDD=3.3V	-	2.62	-	
	Vol (1)	Output low voltage	lıo = 6mA,	-	0.31	-	
10	Voh <sup>(2)</sup>	Output high voltage	VDD=3.3V	-	2.93	-	V
10	Vol (1)(3)	Output low voltage	l <sub>i0</sub>  = 8mA,	-	0.42	-	
	V <sub>OH</sub> <sup>(2)(3)</sup>	Output high voltage	VDD=3.3V	-	2.79	-	
	Vol (1)	Output low voltage	lıo = 6mA,	-	0.31	-	
01	Voh <sup>(2)</sup>	Output high voltage	VDD=3.3V	-	2.93	-	
01	Vol (1)(3)	Output low voltage	l <sub>i0</sub>  = 8mA,	-	0.42	-	
	V <sub>OH</sub> <sup>(2)(3)</sup>	Output high voltage	VDD=3.3V	-	2.79	-	

Table 5-22 Output voltage static characteristics

1. The current  $I_{IO}$  drawn by the chip must always follow the absolute maximum ratings given in the table, and the sum of  $I_{IO}$  (all I/O pins and control pins) cannot exceed  $I_{VSS}$ .

- 2. The current  $I_{IO}$  output by the chip must always follow the absolute maximum ratings given in the table, and the sum of  $I_{IO}$  (all I/O pins and control pins) cannot exceed  $I_{VDD}$ .
- 3. Resulted from comprehensive evaluation.

#### Input/output AC characteristics

The definitions and values of the input and output AC characteristics are given in the following figure and table, respectively.

Unless otherwise stated, the parameters listed in the following table are provided under the ambient temperature and supply voltage in accordance with the condition Table 5-3.

#### Table 5-23 I/O AC characteristics <sup>(1)(2)(3)</sup>

SPEED[1:0]	Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
11	t <sub>f(IO)out</sub>	Output fall time		3.34	4.7	9.27	ns
	t <sub>r(IO)out</sub>	Output rise time		3.34	5.1	9.27	ns
10	t <sub>f(IO)out</sub>	Output fall time	C∟ = 50pF	5.91	10.0	17.0	ns
10	t <sub>r(IO)out</sub>	Output rise time	VDD=3.3V	5.91	9.6	17.0	ns
	t <sub>f(IO)out</sub>	Output fall time		6.06	10.4	17.4	ns
01	tr(IO)out	Output rise time		6.06	9.9	17.4	ns

1. The speed of the I/O port can be configured through MODEx[1:0]. Refer to the description of the GPIO port configuration register in this chip user manual.

2. The maximum frequency is defined in Figure 5-8.

3. Guaranteed by design, not tested in production.



Figure 5-8 I/O AC characteristics

# 5.3.13 NRST pin characteristics

The NRST pin input driver uses the CMOS technology. It is connected to a permanent pullup resistor,  $R_{PU}$ .

Unless otherwise stated, the parameters listed in the table below are measured under the ambient temperature and  $V_{DD}$  supply voltage in accordance with the condition summarized in Table 5-3.

Table 5-24 NRST pin characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
VIL(NRST) <sup>(1)</sup>	NRST input low voltage	VDD=3.3V	-	-	1.4	V
VIH(NRST) <sup>(1)</sup>	NRST input high voltage	VDD=3.3V	2.0	-	-	V
V <sub>hys(NRST)</sub>	NRST Schmitt trigger voltage hysteresis	VDD=3.3V	-	0.6	-	V
Rpu	Weak pull-up equivalent resistor	V <sub>IN</sub> = V <sub>SS</sub>	50	60	75	kΩ
VF(NRST) <sup>(1)</sup>	NRST input filtered pulse	-	-	-	0.5	us
$V_{NF(NRST)}^{(1)}$	NRST input not filtered pulse	-	0.7	-	-	us

1. Guaranteed by design, not tested in production.



Figure 5-9 Recommended NRST pin protection

- 1. The reset network is to prevent parasitic reset
- 2. The user must ensure that the potential of the NRST pin is below the maximum VIL(NRST) listed in Table 5-24, otherwise the MCU cannot be reset.

# 5.3.14 Timer characteristics

The parameters listed in the following table are guaranteed by design.

For details on the characteristics of the input and output multiplex function pins (output compare, input capture, external clock, PWM output), see section 5.3.12 I/O port characteristics.

Table 5-25 TIMx (1) characteristics

Symbol	Parameter	Condition	Minimum	Maximum	Unit
		-	1	-	t <sub>TIMxCLK</sub>
tres(TIM)	Timer resolution	fтім <sub>xCLK</sub> = 48MHz	20.8	-	ns
	External clock	-	0	-	
f <sub>EXT</sub>	frequency of channel 1 to 4	fтім <sub>xCLK</sub> = 48MHz	0	24	MHz
Restim	Timer resolution	-	-	16	bit
	16-bit counter	-	1	65536	tтімхськ
<b>t</b> COUNTER	period	fтім <sub>xCLK</sub> = 48MHz	0.0208	1365.3	μs
	Maximum	-	-	65536*65536	tтімхс∟к
t <sub>MAX_COUNT</sub>	possible counter value (TIM_PSC adjustable)	f <sub>TIMxCLK</sub> = 48MHz	-	89.5	S
t <sub>MAX_IN</sub>	TIM maximum input frequency	-	-	96	MHz

1. Guaranteed by design, not tested in production.

# 5.3.15 Communication interfaces

#### I2C interface characteristics

Unless otherwise specified, the parameters given in the following table are derived from tests performed under the ambient temperature,  $f_{PCLK1}$  frequency and supply voltage conditions summarized in Table 5-3.

The I2C interface conforms to the standard I2C communication protocol but has the following limitations: SDA and SCL are not true open-drain pins. When configured as open-drain output, the PMOS transistor between the pin and  $V_{DD}$  is disabled, but still present.

The I2C characteristics are listed in the following table. Refer to section 5.3.12 I/O port characteristics for details on the characteristics of input/output alternate function pins (SDA and SCL).

#### Table 5-26 I2C characteristics

Symbol	Parameter	Stand	lard I2C <sup>(1)</sup>	Fast r	Unit	
Symbol	Falailletei	Minimum	Maximum	Minimum	Maximum	Unit
t <sub>w(SCLL)</sub>	SCL clock low time	8*tpclk	-	8*tpclk	-	μs
t <sub>w(SCLH)</sub>	SCL clock high time	6*t <sub>PCLK</sub>	-	6*t <sub>PCLK</sub>	-	μs
t <sub>su(SDA)</sub>	SDA setup time	2*tpclk	-	2*tpclk	-	ns
t <sub>h(SDA)</sub>	SDA hold time	0 (3)	-	0 (4)	875 <sup>(3)</sup>	ns
tr(SDA) t <sub>r(SCL)</sub>	SDA and SCL rising time	-	1000	-	300	ns
t <sub>f(SDA)</sub> t <sub>f(SCL)</sub>	SDA and SCL fall time	-	300	-	300	ns
t <sub>vd(DAT)</sub> <sup>(5)</sup>	Data valid time	-	6*tpclk - 1 <sup>(4)</sup>	-	6*t <sub>PCLK</sub> - 0.3 <sup>(4)</sup>	μs
t <sub>vd(ACK)</sub> <sup>(6)</sup>	Data valid acknowledge time	-	6*tpclk – 1 <sup>(4)</sup>	-	6*t <sub>PCLK</sub> - 0.3 <sup>(4)</sup>	μs
t <sub>h(STA)</sub>	Start condition hold time	8*tpclk	-	8*tpclk	-	μs
t <sub>su(STA)</sub>	Start condition setup time	6*tрськ	-	6*tpclk	-	μs
t <sub>su(STO)</sub>	Stop condition setup time	6*t <sub>PCLK</sub>	-	6*t <sub>PCLK</sub>	-	μs
t <sub>w(STO:STA)</sub>	Time from Stop condition to Start condition (bus idle)	5*t <sub>PCLK</sub>	-	5*t <sub>PCLK</sub>	-	μs
Cb	Capacitive load of each bus	4.7	-	1.2	-	pF

1. Guaranteed by design, not tested in production.

 f<sub>PCLK1</sub> must be at least 3MHz to achieve standard mode I2C frequencies. It must be at least 12MHz to achieve fast mode I2C frequencies.

 Ensure SCL drops below 0.3V<sub>DD</sub> on falling edge before SDA crosses into the indeterminate range of 0.3V<sub>DD</sub> to 0.7V<sub>DD</sub>.

NOTE: For controllers that cannot observe the SCL falling edge then independent measurement of the time for the SCL transition from static high ( $V_{DD}$ ) to  $0.3V_{DD}$  should be used to insert a delay of the SDA transition with respect to SCL.

- 4. The maximum th(SDA) could be 3.45 us and 0.9 us for Standard mode and Fast mode, but must be less than the maximum of tvd(DAT) or tvd(ACK) by a transition time. This maximum must only be met if the device does not stretch the LOW period (tw(SCLL)) of the SCL signal. If the clock stretches the SCL, the data must be valid by the setup time before it releases the clock.
- 5.  $t_{vd(DAT)}$  = time for data signal from SCL LOW to SDA output.
- 6.  $t_{vd(ACK)}$  = time for Acknowledgement signal from SCL LOW to SDA output.



Figure 5-10 I2C bus AC waveform and measurement circuit <sup>(1)</sup>

1. Measurement point is set to the CMOS level: 0.3V<sub>DD</sub> and 0.7V<sub>DD</sub>.

#### **SPI** characteristics

Unless otherwise specified, the parameters given in the following table are derived from tests performed under the ambient temperature,  $f_{PCLKx}$  frequency and  $V_{DD}$  supply voltage conditions summarized in Table 5-3.

Refer to section 5.3.12 I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Table 5-27 SPI characteristics (1)

Symbol	Parameter	Conditions	Minimum	Maximum	Unit
f <sub>SCK</sub>	SPI clock	Master mode	-	24	MHz
1/t <sub>c(SCK)</sub>	frequency	Slave mode	-	12	MHZ
tr(SCK)	SPI clock rise time	Load capacitance: C = 15pF	-	6	ns
t <sub>f(SCK)</sub>	SPI clock fall time	Load capacitance: C = 15pF	-	6	ns
t <sub>su(NSS)</sub> <sup>(1)</sup>	NSS setup time	Slave mode	10	-	ns
t <sub>h(NSS)</sub> <sup>(1)</sup>	NSS hold time	Slave mode	10	-	ns
t <sub>w(SCKH)</sub> <sup>(1)</sup>	SCK high time	-	t <sub>c(SCK)/2</sub> - 6	t <sub>c(SCK)/2</sub> +6	ns
t <sub>w(SCKL)</sub> <sup>(1)</sup>	SCK low time	-	t <sub>c(SCK)/2</sub> - 6	t <sub>c(SCK)/2</sub> +6	ns
t <sub>su(MI)</sub> <sup>(1)</sup>	Data input setup time	Master mode, f <sub>PCLK</sub> = 48MHz, prescaler = 2, high speed mode	15	-	ns
t <sub>su(SI)</sub> <sup>(1)</sup>		Slave mode	5	-	ns
t <sub>h(MI)</sub> <sup>(1)</sup>	Data input hold time	Master mode, f <sub>PCLK</sub> = 48MHz, prescaler = 2, high speed mode	0	-	ns
t <sub>h(SI)</sub> <sup>(1)</sup>		Slave mode	5	-	ns
t <sub>v(MO)</sub> <sup>(1)</sup>	Data output valid time	Master mode (after enable edge)	-	15	ns
$t_{v(SO)}{}^{(1)}$	Data output valid time	Slave mode (after enable edge)	-	15	ns

1. Data based on characterization results. Not tested in production.

2. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.

3. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z.



Figure 5-11 SPI timing diagram-slave mode and CPHA = 0, CPHASEL = 1



Figure 5-12 SPI timing diagram-slave mode and CPHA = 1, CPHASEL = 1  $^{(1)}$ 

1. Measurement points are set at CMOS levels:  $0.3V_{DD}$  and  $0.7V_{DD}$ 



Figure 5-13 SPI timing diagram-master mode, CPHASEL = 1 <sup>(1)</sup>

1. Measurement points are set at CMOS levels:  $0.3V_{DD}$  and  $0.7V_{DD}$ .

# 5.3.16 ADC characteristics

Unless otherwise specified, the parameters in the table below are measured under the ambient temperature,  $f_{PCLK2}$  frequency and  $V_{DDA}$  supply voltage in accordance with the conditions summarized in Table 5-3.

Table 5-28 ADC characteristics
--------------------------------

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Vdda	Supply voltage	-	2.5	3.3	5.5	V
f <sub>ADC</sub>	ADC clock frequency	-	-	-	16	MHz
fs <sup>(1)</sup>	Sampling frequency	-	-	-	1	MHz
<b>f</b> (1)	External trigger	f <sub>ADC</sub> = 15MHz	-	-	1	MHz
ftrig <sup>(1)</sup>	frequency <sup>(3)</sup>	-	-	-	16	1/fadc

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
VAIN <sup>(2)</sup>	Conversion voltage range	-	0	-	Vdda	V
RAIN <sup>(1)</sup>	External input impedance	-	See equation 2			kΩ
RADC <sup>(1)</sup>	Sampling switch resistance	-	-	-	1.5	kΩ
CADC <sup>(1)</sup>	Internal sample and hold capacitance	-	-	-	10	pF
t <sub>STAB</sub> <sup>(1)</sup>	Stabilization time	-	-	-	10	μs
t <sub>latr</sub> <sup>(1)</sup>	Delay between trigger and conversion start	-	-	-	-	1/fadc
ts <sup>(1)</sup>	Sompling time	f <sub>ADC</sub> = 16MHz	0.156	-	15.031	μs
IS (1)	Sampling time	-	2.5	-	240.5	1/f <sub>ADC</sub>
	Total conversion	f <sub>ADC</sub> = 16MHz	0.9375	-	15.8125	μs
t <sub>CONV</sub> <sup>(1)</sup>	time (including sampling time)	-	15 ~ 253 (sampling ts + successive approximation 12.5)		1/f <sub>ADC</sub>	
ENOB	Effective number of bits	-	-	10.8	-	bit

1. Guaranteed based on test during characterization. Not tested in production.

- 2. Guaranteed by design, not tested in production.
- In this product, VREF+ is internally connected to VDDA, VREF- is internally connected to VSSA.
- 4. Guaranteed by design, not tested in production.
- 5. For external trigger, a delay of 1/f<sub>ADC</sub> must be added.

#### Input impedance

Equation 2

$$R_{AIN} < \frac{T_S}{f_{ADC} \times C_{ADC} \times \ln(2^{n+2})} - R_{ADC}$$

The formula above is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (12-bit resolution), is derived from tests under  $f_{ADC}$  = 15MHz.

Table 5-29 Maximum RAIN at fADC = 15MHz (1)

T <sub>S</sub> (cycles)	t <sub>s</sub> (μs)	Maximum R <sub>AIN</sub> (kΩ)
2.5	0.156	0.2
8.5	0.531	4.3
14.5	0.906	8.5
29.5	1.844	18.8
42.5	2.656	27.7
56.5	3.531	37.3
72.5	4.531	48.3
240.5	15.031	163.7

1. Guaranteed by design. Not tested in production.

Table 5-30 ADC static parameters (1)(2)

Symbol	Parameter	Conditions	Typical	Unit
ET	Comprehensive error		-6/+3	
EO	Offset error	f <sub>PCLK1</sub> = 24MHz, f <sub>ADC</sub> = 12MHz,	-2/+3	
EG	Gain error	$R_{AIN} < 0.1 k\Omega$ ,	+3	LSB
ED	Differential linearity error	V <sub>DDA</sub> = 3.3V, T <sub>A</sub> = 25°C	-1/+2	
EL	Integral linearity error		-3/+3	

ADC Accuracy vs. Negative Injection Current: Injecting negative current on any standard (non-robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current. Any positive injection current within the limits specified for I<sub>INJ(PIN)</sub> and ΣI<sub>INJ(PIN)</sub> in section 5.2 Absolute maximum rating does not affect the ADC accuracy.

2. Guaranteed based on characterization. Not tested in production.

The implications of the ADC static parameters are seen below, and the corresponding schematic diagram is shown in Figure 5-14.

- ET = Total unadjusted error: The maximum deviation between the actual and ideal transmission curves.
- EO = Offset error: The deviation between the first actual conversion and the first ideal conversion.
- EG = Gain error: The deviation between the last ideal transition and the last actual transition.
- ED = Differential linearity error: The maximum deviation between the actual step and the ideal value.
- EL = Integral linearity error: The maximum deviation between any actual conversion and the associated line of the endpoint.



Figure 5-14 Schematic diagram of ADC static parameters



Figure 5-15 Typical connection diagram using the ADC

- 1. See Table 5-28 for the values of R<sub>AIN</sub>, R<sub>ADC</sub> and C<sub>ADC</sub>.
- C<sub>parasitic</sub> represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7pF). A high C<sub>parasitic</sub> value will downgrade conversion accuracy. To remedy this, f<sub>ADC</sub> should be reduced.

#### PCB design recommendations

The power supply must be connected as shown below. The 10nF capacitor in the figure must be a ceramic capacitor (good quality) , and they should be as close as possible to the MCU chip.



Figure 5-16 Power supply and reference power supply decoupling circuit

6

# Package dimensions

6.1 QFN20



Figure 6-1 QFN20 package dimension

- 1. The figure is not drawn to scale.
- 2. The dimensions are in millimeters.

# Package dimensions

# Table 6-1 QFN20 package dimension details

ID	Millimeters					
ID	Minimum	Typical	Maximum			
А	0.50	0.55	0.60			
A1	0.00	0.02	0.05			
A3	0.152REF					
b	0.15	0.20	0.25			
D	2.90	3.00	3.10			
E	2.90	3.00	3.10			
D2	1.40	1.50	1.60			
E2	1.40	1.50	1.60			
e	-	0.40	-			
Н	0.35REF					
К	0.40REF					
L	0.25	0.35	0.45			
R	0.075	-	-			

Package dimensions



618013

Figure 6-2 TSSOP20 package dimension

- 1. The figure is not drawn to scale.
- 2. The dimensions are in millimeters.

# Package dimensions

# Table 6-2 TSSOP20 package dimension details

	Millimeters					
ID	Minimum	Typical	Maximum			
А	1.0	-	1.10			
A1	0.05	-	0.15			
A2	-	-	0.95			
A3	0.39	-	0.40			
b	0.20	0.22	0.24			
С	0.10	-	0.19			
c1	0.10	-	0.15			
D	6.40	6.45	6.50			
E	6.25	6.40	6.55			
E1	-	4.35	4.40			
е	0.55	0.65	0.75			
L	0.45	0.60	0.75			
L2		0.25BSC				
L1		1.0REF				
R	0.09	-	-			
θ1	0°	-	8°			

Г

# **Part identification**

Device family					
MM32 = MindMotion's 32-bit Micro	 ocontroller				
Product type					
F = General Purpose & High Perfe	ormance				
Core type					
0 = Cortex-M0					
Product Series					
02 = 02 Series			<u> </u>		
Interface Configuration		 			
0 = General Serial Ports					
Flash size B = 32KB		 			
B = 32KB		 			
B = 32KB		 			
B = 32KB Pins		 			
B = 32KB Pins		 			
B = 32KB Pins 1 = 20Pin		 			
B = 32KB Pins 1 = 20Pin Package N = QFN, 0.4mm pitch		 			
B = 32KB Pins 1 = 20Pin Package		 			
B = 32KB Pins 1 = 20Pin Package N = QFN, 0.4mm pitch T = TSSOP		 			
Pins 1 = 20Pin Package N = QFN, 0.4mm pitch T = TSSOP Temperature		 			
B = 32KB Pins 1 = 20Pin Package N = QFN, 0.4mm pitch T = TSSOP		 			

Figure 7-1 Part number naming rule

٦.

# 8

# **Revision history**

Table 8-1 Revision history

Date	Revision	Description
2022/09/01	Rev 1.01	<ol> <li>Updated the typical value of each gear of PVD, added the limit value of each gear of PVD</li> <li>Updated GPIO pull-up and pull-down equivalent resistor values</li> <li>Added VDDA operating voltage condition in General Operating Conditions and updated note number</li> <li>Added note in Power Scheme about the connection between digital and analog power supply</li> <li>Updated note in Current Characteristics</li> <li>Updated limit value of HSI deviation</li> <li>Added limit value of LSI deviation across full temperature range</li> <li>Updated the maximum frequency of ADC, added ENOB value, added Schematic Diagram of ADC Static Parameters</li> <li>Added the limit value of IO characteristics</li> </ol>
2022/07/12	Rev 1.0	<ol> <li>Added minimum and maximum value of LSI frequency</li> <li>Added Sleep mode current</li> <li>Added maximum value for stop and Standby mode current</li> <li>Updated HSE typical application diagram</li> <li>Added ESD &amp; LU data</li> <li>Updated NRST pin protection diagram</li> <li>Updated pin assignment table to add WKUP information</li> </ol>
2022/03/03	Rev 0.62	Updated marking information
2020/01/20	Rev 0.61	Fixed the maximum value of voltage characteristics
2021/12/28	Rev 0.6	First public release