

Datasheet

MM32F031xx

32-Bit Micro controller based on ARM[®] Cortex[®] M0

Version: 1.25_q

Content

1	General Introduction	1
1.1	Introduction	1
1.2	Product Characteristics	1
2	Specification	3
2.1	Device contrast	3
2.1.1	Ordering information	3
2.1.2	Marking information	4
2.2	Summary	7
2.2.1	Arm® Cortex®-M0 as the core with embedded flash memory and SRAM	7
2.2.2	Embedded flash memory	7
2.2.3	Embedded SRAM	7
2.2.4	Nested vectored interrupt controller (NVIC)	7
2.2.5	External interrupt/event controller (EXTI)	7
2.2.6	Clocks and startup	8
2.2.7	Boot modes	8
2.2.8	Power supply schemes	8
2.2.9	Power supply supervisors	8
2.2.10	Voltage regulator	9
2.2.11	Low-power modes (LP)	9
2.2.12	Direct memory access controller (DMA)	9
2.2.13	Timers and watchdogs	10
2.2.14	Universal asynchronous receiver/transmitter (UART)	12
2.2.15	I2C interface	12
2.2.16	Serial peripheral interface (SPI)	12
2.2.17	General-purpose inputs/outputs (GPIO)	13
2.2.18	Analog-to-digital converter (ADC)	13
2.2.19	Temperature sensor	13
2.2.20	Serial wire debug port (SW-DP)	13
3	Pin definition	16
4	Memory mapping	26
5	Electrical characteristics	28
5.1	Test condition	28
5.1.1	Minimum and maximum	28
5.1.2	Load capacitor	28
5.1.3	Pin input voltage	28
5.1.4	Power scheme	29
5.1.5	Current consumption measurement	29
5.2	Absolute maximum rating	30
5.3	Operating conditions	31
5.3.1	General operating conditions	31
5.3.2	Operating conditions at power-up/power-down	32

5.3.3	Embedded reset and power control block characteristics	32
5.3.4	Supply current characteristics	33
5.3.5	PLL characteristics	38
5.3.6	External clock source characteristics	38
5.3.7	Internal clock source characteristics	40
5.3.8	Memory characteristics	41
5.3.9	EMC characteristics	42
5.3.10	Absolute Maximum (Electrical Sensitivity)	43
5.3.11	I/O port characteristics	44
5.3.12	NRST pin characteristics	47
5.3.13	Timer characteristics	48
5.3.14	Communication interfaces	49
5.3.15	12-bit ADC characteristics	54
5.3.16	Temperature sensor characteristics	58
6	Package information	59
6.1	Package LQFP48	59
6.2	Package LQFP32	61
6.3	Package QFN32	63
6.4	Package QFN20	65
6.5	Package TSSOP20	67
6.6	Package CSP16	68
7	Ordering information	70
8	Revision history	71

List of Figures

1	LQFP and QFN of not less than 32 pins package marking	4
2	TSSOP20 package marking	5
3	QFN20 package marking	6
4	Block diagram	14
5	Clock tree	15
6	LQFP48 package pinout	16
7	LQFP32 package pinout	17
8	QFN32 package pinout	18
9	QFN20 package pinout	18
10	TSSOP20 package pinout	19
11	CSP16 package pinout	19
12	Load condition of the pin	28
13	Pin input voltage	29
14	Power scheme	29
15	Current consumption measurement scheme	30
16	High-speed external clock source AC timing diagram	39
17	Typical application with an 8 MHz crystal	40
18	I/O AC characteristics	47
19	Recommended NRST pin protection	48
20	I2C bus AC waveform and measurement circuit ⁽¹⁾	50
21	Slave mode and CPHA = 0, SPI_CCTL.CPHASEL=1 waveform diagram	52
22	SPI timing diagram-slave mode and CPHA = 1 ⁽¹⁾ , SPI_CCTL.CPHASEL=1 waveform diagram	53
23	SPI timing diagram-master mode ⁽¹⁾ , CPHASEL=1	54
24	Typical connection diagram using the ADC	57
25	Power supply and reference power supply decoupling circuit	58
26	LQFP48, 48-pin low-profile quad square flat package	59
27	LQFP32, 32-pin low-profile quad flat package	61
28	QFN32, 32-pin quad flat no-leads package outline	63
29	QFN20, 20-pin quad flat no-leads package outline	65
30	TSSOP20, 20-pin low-profile quad square flat package	67
31	CSP16, 16-pin chip-level package outline	68
32	Ordering information scheme	70

List of Tables

1	MM32F031xx device features and peripheral counts	3
2	Timer feature comparison	10
3	Pin definitions	19
4	PA port alternate function AF0-AF7	24
5	PB port alternate function AF0-AF7	24
6	PC port alternate function AF0-AF7	25
7	PD port alternate function AF0-AF7	25
8	Memory mapping	26
9	Voltage characteristics	30
10	Current characteristics	31
11	General operating conditions	31
12	Operating conditions at power-up/power-down	32
13	Embedded reset and power control block characteristics	33
14	Typical current consumption in Run mode, code executing from Flash	34
15	Typical current consumption in sleep mode, code executing from Flash or RAM	35
16	Typical and maximum current consumption in stop and standby modes ⁽²⁾	35
17	On-chip peripheral current consumption ⁽¹⁾	37
18	Low-power mode wake-up time	37
19	PLL characteristics ⁽¹⁾	38
20	High-speed external user clock characteristics	38
21	HSE 2~24 oscillator characteristics ⁽¹⁾⁽²⁾	39
22	HSI oscillator characteristics ⁽¹⁾⁽²⁾	40
23	LSI oscillator characteristics ⁽¹⁾	41
24	Flash memory characteristics	41
25	Flash memory endurance and data retention ⁽¹⁾	42
26	EMS characteristics	42
27	ESD characteristics	43
28	I/O static characteristics	44
29	Output voltage characteristics	45
30	I/O AC characteristics ⁽¹⁾	46
31	NRST pin characteristics	47
32	TIMx ⁽¹⁾ characteristics	48
33	I2C characteristics	49
34	SPI characteristics ⁽¹⁾	50
35	ADC characteristics	54
36	Maximum R_{AIN} at $f_{ADC} = 15\text{MHz}$ ⁽¹⁾	55
37	ADC Accuracy - Limit Test Conditions ⁽¹⁾⁽²⁾	56
38	Temperature sensor characteristics ⁽³⁾⁽⁴⁾	58
39	LQFP48 dimensions	60
40	LQFP32 dimensions	61
41	QFN32 dimensions	63
42	QFN20 dimensions	65

43	TSSOP20 dimensions	67
44	CSP16 dimensions	69
45	Revsision history	71

1

General Introduction

General Introduction

1.1 Introduction

This product incorporates a high-performance 32-bit microcontroller with the core of Arm® Cortex®-M0. The highest operating frequency is up to 72MHz, with built-in high-speed memory, a rich set of enhanced I/O ports and peripherals connected to the external bus. This product contains one 12-bit ADC, one 16-bit general-purpose timer, one 32-bit general-purpose timer, three 16-bit basic timers, one 16-bit advanced timer, as well as standard communication interfaces including: one I2C, one SPI and one UART.

The device works between 2.0V to 5.5V range. The regular temperature for the device is -40°C to +85°C. A comprehensive set of power-saving mode allows the design of low-power applications.

The devices are available in 5 different packages: LQFP48, LQFP32, QFN32, QFN20, TSSOP20 and CSP16.

The abundant peripherals make this microcontroller suitable for a variety of applications:

- Motor drive and application control
- Healthcare and handheld device
- PC gaming peripherals and GPS platform
- Industrial applications: programmable controllers (PLCs), inverters, printers and scanners
- Alarm system, video intercom, heating, ventilation and air conditioning

1.2 Product Characteristics

- Core and system
 - 32-bit Arm® Cortex®-M0 processor as the core
 - Maximum operating frequency is up to 72MHz
 - Single cycle 32-bit hardware multiplier
- Memory
 - 32K Bytes of Flash memory
 - 4K Bytes of SRAM
 - Boot loader support Chip Flash and ISP (In-System Programming)
- Clock, reset and power management
 - 2.0V to 5.5V power supply

- Power-on/Power-down reset (POR/PDR), Programmable voltage detector (PVD)
 - External 2 ~ 24MHz high speed crystal oscillator
 - Embedded factory-tuned 48/72MHz high speed oscillator
 - Embedded 40KHz low speed oscillator
- Low-power
 - Sleep, Stop and Standby modes
- One 12bit ADC and 1 μ S of conversion time (up to 10 channels)
 - Conversion range: 0 to V_{DDA}
 - Support sampling time and resolution configuration
 - On-chip temperature sensor
 - On-chip voltage sensor
- One 5-channel DMA controller
 - Supported peripherals: Timer, UART, I2C, SPI and ADC
- Up to 39 fast I/Os:
 - All I/O ports can be mapped to 16 external interrupts
 - All ports are capable of inputting and outputting 5V signals

Annotation: $V_{DD}=5V$
- Debug mode
 - Serial wire debug (SWD)
- Up to 9 timers
 - One 16-bit 4-channel advanced control timer providing 4-channel PWM output, with dead time generation and emergency stop functions
 - One 16-bit timer and one 32-bit timer providing up to 4 input captures/output compares, usable for IR control decoding
 - Two 16-bit timers providing one input capture/output compare and one complementary output with functions of dead time generation, emergency stop and modulator gate circuit for IR control
 - One 16-bit timer providing one input capture/output compare
 - Two watchdog timers (independent and window type)
 - SysTick timer: 24-bit downcounter
- Up to 3 Communication interfaces
 - One UART interface
 - One I2C interface
 - One SPI interface
- Packages LQFP48, LQFP32, QFN32, QFN20, TSSOP20 and CSP16

For more information about the complete product, refer to Section 2.2 of the data sheet. The relevant information about the Cortex[®]-M0, please refer to Cortex[®]-M0 technical reference manual.

2

Specification

Specification

2.1 Device contrast

2.1.1 Ordering information

Table 1. MM32F031xx device features and peripheral counts

Device		MM32F031	MM32F031	MM32F031	MM32F031	MM32F031	MM32F031
Peripheral		C4/6T	K4/6T	K4/6U	F4/6U	F4/6P	Y6Y6
Flash memory -K Bytes		16/32	16/32	16/32	16/32	16/32	32
SRAM -K Bytes		4	4	4	4	4	4
Timers	General-purpose (16 bit)	4	4	4	4	4	4
	General-purpose (32 bit)	1	1	1	1	1	1
	Advanced	1	1	1	1	1	1
Communication interfaces	UART	1	1	1	1	1	1
	I2C	1	1	1	1	1	1
	SPI	1	1	1	1	1	-
GPIOs		39	25	27	16	16	13
12-bit ADC	Number	1	1	1	1	1	1
	Number of channels	10	10	10	9	9	5
CPU frequency		72 MHz					
Operating voltage		2.0V ~ 5.5V					
Packages		LQFP48	LQFP32	QFN32	QFN20	TSSOP20	CSP16

2.1.2 Marking information




Figure 1. LQFP and QFN of not less than 32 pins package marking

LQFP and QFN of not less than 32 pins package has the following topside marking:

- 1st line: MM32F031
 - First part of product name.
- 2nd line: xxxx
 - Second part of product name.
- 3rd line: xxxxxx - qr
 - Trace code + revision code, the “r” means chip revision.
- 4th line: xxxx yww
 - Trace code + Data code, “yy” means year and “ww” means week in date code.




Figure 2. TSSOP20 package marking

TSSOP20 package has the following topside marking:

- 1st line: xxxx qr
 - Trace code + revision code, the “r” means chip revision.
- 2nd line: MM32F031xxxx
 - Product model.
- 3rd line: xxxx yww
 - Trace code + Data code, “yy” means year and “ww” means week in date code.




Figure 3. QFN20 package marking

QFN20 package has the following topside marking:

- 1st line: F6U6
 - Chip model identification.
- 2nd line: xxxx
 - Trace code.
- 3rd line: yww
 - Data code, “yy” means year and “ww” means week in date code.

2.2 Summary

2.2.1 Arm® Cortex®-M0 as the core with embedded flash memory and SRAM

The Arm® Cortex®-M0 is the latest generation of Arm processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The Arm® Cortex®-M0, a 32-bit RISC processor, features exceptional code-efficiency, delivering the high performance expected from an ARM core, with memory sizes usually associated with 8- and 16-bit devices.

The devices have embedded Arm core and are compatible with all Arm tools and software.

2.2.2 Embedded flash memory

32K Bytes of embedded Flash memory, used for storing programs and data.

2.2.3 Embedded SRAM

The embedded SRAM is up to 4K bytes.

2.2.4 Nested vectored interrupt controller (NVIC)

This product embeds a nested vectored interrupt controller, which can handle multiple maskable interrupting channels (excluding 16 Cortex™-M0 interrupt lines) with 16 programmable priorities.

- Tightly coupled NVIC enables low latency interrupt response
- Interrupt vector entry address directly enters into the core
- Tightly coupled NVIC interfaces
- Allow early processing of interrupts
- Handle higherpriority interrupts that arrive late
- Support tail-chaining of interrupts
- Automatically save the processor state
- Offer automatic recovery when the interrupt returns with no instruction overhead

This module provides flexible interrupt management with minimal interrupt latency.

2.2.5 External interrupt/event controller (EXTI)

The external interrupt/event controller consists of multiple edge detectors used to generate interrupt/event requests. Each interrupt line can be independently configured to select the trigger event (rising edge, falling edge or both) and can be masked independently. A pending register maintains the status of all interrupt requests. The EXTI can detect a

signal with a pulse width shorter than the internal AHB clock period. All GPIOs can be connected to the 16 external interrupt lines.

2.2.6 Clocks and startup

System clock selection is performed on startup, however the internal 48 MHz oscillator is selected as default CPU clock on reset. Then an external 2 ~24 MHz clock with failure monitoring function can be selected. If an external clock failure is detected, the clock will be isolated. The system automatically switches back to the internal oscillator. If an interrupt is enabled, the software can receive the corresponding interrupt.

Multiple prescalers are used to configure AHB frequency, high-speed APB (APB2 and APB1) domain. The maximum frequency of AHB and highspeed APB is 72MHz. Please refer to the clock drive diagram in figure 5 .

2.2.7 Boot modes

At startup, the boot pin and boot selector option bit are used to select one of the three boot options:

- Boot from User Flash memory
- Boot from System Memory
- Boot from embedded SRAM

The boot loader is stored in the system memory, and can reprogram the flash by UART1.

2.2.8 Power supply schemes

- $V_{DD} = 2.0V \sim 5.5V$: external power supply for I/Os and the internal regulator through V_{DD} pins.
- $V_{SSA}, V_{DDA} = 2.0V \sim 5.5V$: external power supply for reset modules and oscillators. V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS} respectively.

2.2.9 Power supply supervisors

This product has integrated power-on reset (POR)/power-down reset (PDR) circuit. The circuit remains in the working state and ensures proper operation above a threshold of 2.0V. When V_{DD} is below a specified threshold ($V_{POR/PDR}$), the device will be placed in the reset state, without the need for an external reset circuit.

Additionally, the device features an embedded programmable voltage detector (PVD) that monitors the V_{DD}/V_{DDA} power supply and compares it to the threshold V_{PVD} . When V_{DD} is below or above the threshold V_{PVD} , an interrupt can be generated. The interrupt handler will send a warning message or switch the microcontroller to the safe mode. The PVD function should be enabled by a program.

2.2.10 Voltage regulator

The voltage regulator converts the external voltage into the internal digital logic operating voltage. The voltage regulator remains in the working state after reset.

2.2.11 Low-power modes (LP)

The product support lowpower mode to achieve the best compromise between low power consumption, short startup time and multiple wake-up events.

Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

Stop mode

The Stop mode minimizes the power consumption while retaining the content of SRAM and registers. The HSI oscillator and HSE crystal oscillator are also shut down in the Stop mode. The microcontroller can be woken up from the Stop mode by any of the EXTI signals. The EXTI signal can be a wakeup signal from one of the 16 external I/O ports and the output of the PVD.

Standby mode

The Standby mode can minimize the power consumption of the system. In the Standby mode, the voltage regulator turns off when the CPU is in the deep sleep mode. The entire 1.5V power supply domain is disconnected. HSI and HSE oscillators are also turned off. They can be woken up by the rising edge of WKUP pin, external reset of NRST pin and IWDG reset. They also can be woken up by the watchdog timer without reset. The contents of SRAM and registers will be lost.

2.2.12 Direct memory access controller (DMA)

The flexible 5-way universal DMA can manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports the management of the ring buffer, avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each channel has a dedicated hardware DMA request logic, with support for software trigger on each channel. The length, the source address and the destination address of the transfer can be set separately by the software.

The DMA can be used with major peripherals: UART, I2C, SPI, ADC and general-purpose, basic, advanced control timer TIMx.

2.2.13 Timers and watchdogs

The product includes one advanced timer, two general-purpose timers, three basic timers, two watchdog timers and one SysTick timer.

The following table compares the functions of advanced control timer, general-purpose timer and basic timer:

Table 2. Timer feature comparison

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/-compare channels	Complementary outputs
Advanced control	TIM1	16-bit	Up, down, up/down	integer from 1 to 65536	Yes	4	Yes
General purpose	TIM2	16-bit	Up, down, up/down	integer from 1 to 65536	Yes	4	No
	TIM3	16-bit	Up, down, up/down	integer from 1 to 65536	Yes	4	No
Basic	TIM14	16-bit	Up	integer from 1 to 65536	Yes	1	No
	TIM16 / TIM17	16-bit	Up	integer from 1 to 65536	Yes	1	Yes

Advanced-control timer (TIM1)

The advanced control timer is composed of one 16-bit counter, four capture/compare channels and a three-phase complementary PWM generator. It has complementary PWM outputs with dead time insertion and can be used as a complete general-purpose timer. Four independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge or center-alignment mode)
- One-pulse mode output

If configured as a 16-bit general-purpose timer, it has the same features as the TIM2 timer. If configured as the 16-bit PWM generator, it has full modulation capability (0 ~ 100%).

In debug mode, the counter can be frozen and the PWM output is disabled to cut off the switches controlled by these outputs.

Many features are shared with those of the standard timers which have the same architecture. The advanced control timer can therefore work together with the other timers via the Timer Link feature for synchronization or event chaining.

General-purpose timers (TIMx)

Two synchronizable general-purpose timers (TIM2, TIM3) are built into the product. The general-purpose timer has one 16/32bit auto-load up-down counter, one 16-bit prescaler and four independent channels. Each channel can be used for input capture, output compare, PWM and one pulse mode output.

General-purpose timers 32-bit

The general-purpose timer has one 32-bit auto-load up-down counter, one 16-bit prescaler and four independent channels. Each channel can be used for input capture, output compare, PWM and one pulse mode output.

General-purpose timers 16-bit

The general-purpose timer has one 16bit auto-load up-down counter, one 16-bit prescaler and four independent channels. Each channel can be used for input capture, output compare, PWM and one pulse mode output.

The timer can work together or with the advanced-control timer via the Timer Link feature for synchronization or event chaining. Their counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs. They all have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 ~ 4 hall-effect sensors.

Basic timer

TIM14

This timer contains one 16-bit auto-load up-counter and one 16-bit prescaler. It has one single channel for input capture/output compare, PWM or one pulse mode output. Its counter can be frozen in the debug mode.

TIM16/TIM17

Each timer contains one 16-bit auto-load up-counter and one 16-bit prescaler. They each have one single channel for input capture/output compare, PWM or one pulse mode output. They have complementary outputs with functions of dead time generation and independent DMA request generation. In the debug mode, the counters can be frozen.

Independent watchdog (IWDG)

The independent watchdog contains one 12-bit down-counter and one 8-bit prescaler. There is an internal independent 40KHz clock oscillator. This oscillator operates indepen-

dently from the master clock, so it can work in the Stop and Standby modes. It can be used to reset the entire system in the event of system failure or used as a free timer to provide timeout management for applications. The option bytes can be configured to boot watchdog via software or hardware. In the debug mode, the counter can be frozen.

Window watchdog (WWDG)

The window watchdog has one 7-bit down-counter that can be set to run freely. It can be used as a watchdog to reset the entire system in the event of a problem. It is driven by the master clock, providing the early warning of an interrupt. In the debug mode, the counter can be frozen.

SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

2.2.14 Universal asynchronous receiver/transmitter (UART)

The UART interface provides the hardware management of CTS and RTS signals. It also supports LIN master-slave capability and it is compatible with ISO7816 smart card mode. The supported lengths of output data from UART interface can be 5 bits, 6 bits, 7 bits, 8 bits and 9 bits, which are all configurable.

All UART interface can be served by the DMA controller.

2.2.15 I2C interface

I2C bus interface can operate in the multi-master mode or slave mode and it supports the standard mode and the fast mode.

The I2C interface supports 7-bit or 10-bit addressing; and it supports dual slave address addressing in 7-bit slave mode.

2.2.16 Serial peripheral interface (SPI)

The SPI interface can be configured to 1~32 bits per frame in the slave or master mode. The maximum rate is 24M for master mode and 12M for slave mode.

All SPI interface can be served by the DMA controller.

2.2.17 General-purpose inputs/outputs (GPIO)

Each GPIO pin can be configured by software as an output (push-pull or open-drain), an input (with or without pull-up/pull-down), or alternate peripheral function. Most GPIO pins are shared with digital or analog alternate peripherals.

If required, the peripheral function of the I/O pins can be locked following a specific sequence in order to avoid spurious writing to the I/O registers.

2.2.18 Analog-to-digital converter (ADC)

The product is embedded with one 12-bit analog-to-digital converter (ADC) which has up to 10 external channels and is available for single-shot, one-cycle and continuous scan conversion. In the scan mode, the acquisition value conversion is automatically performed on a selected set of analog inputs.

All ADC can be served by the DMA controller.

The analog watchdog function allows to monitor one or all selected channels precisely. An interrupt will occur when the monitored signal exceeds a preset threshold.

Events generated by general-purpose timers (TIMx) and the advanced control timer can be cascaded internally to the trigger of the ADC respectively. The application can synchronize the ADC conversion with the clock.

2.2.19 Temperature sensor

The temperature sensor generates a voltage that varies linearly with temperature. The temperature sensor is internally connected to the ADC input channel to convert the sensor output to a digital value.

2.2.20 Serial wire debug port (SW-DP)

Two-wire serial debug port (SW-DP) is embedded in the Arm.

An Arm SW-DP allows to be connected to a single-chip microcomputer through serial wire debugging tools.




Figure 4. Block diagram




Figure 5. Clock tree

3

Pin definition




Figure 6. LQFP48 package pinout




Figure 7. LQFP32 package pinout




Figure 8. QFN32 package pinout




Figure 9. QFN20 package pinout




Figure 10. TSSOP20 package pinout




Figure 11. CSP16 package pinout

Table 3. Pin definitions

Pin code						Pin name	Type ⁽¹⁾	I/O level ⁽²⁾	Main function	Alternate function	Additional function
LQFP 48	LQFP 32	QFN 32	QFN 20	TSSOP 20	CSP 16						
1	-	-	-	-	-	NC	S	-	NC	-	-
2	-	-	-	-	-	PC13	I/O	FT	PC13	TIM2_CH1	-

Pin code						Pin name	Type ⁽¹⁾	I/O level ⁽²⁾	Main function	Alternate function	Additional function
LQFP 48	LQFP 32	QFN 32	QFN 20	TSSOP 20	CSP 16						
3	-	-	-	-	-	PC14	I/O	FT	PC14	TIM2_CH2	-
4	-	-	-	-	-	PC15	I/O	FT	PC15	TIM2_CH3	-
-	-	-	-	-	A4	nRST	I/O	FT	nRST	-	-
5	2	2	1	2	-	PD0 OSC_IN	I/O	FT	PD0	I2C1_SDA	-
6	3	3	2	3	-	PD1 OSC_OUT	I/O	FT	PD1	I2C1_SCL	-
7	4	4	3	4	-	nRST	I/O	FT	nRST	-	-
8	-	0	-	-	B4	VSSA	S	-	VSSA	-	-
9	5	5	4	5	C4	VDDA	S	-	VDDA	-	-
10	6	6	5	6	D4	PA0 WKUP	I/O	TC	PA0	TIM2_CH1_ETR/ TIM2_CH3	ADC1_VIN[0]
11	7	7	6	7	-	PA1	I/O	TC	PA1	TIM2_CH2	ADC1_VIN[1]
12	8	8	7	8	-	PA2	I/O	TC	PA2	TIM2_CH3	ADC1_VIN[2]
13	9	9	7	9	-	PA3	I/O	TC	PA3	TIM2_CH4	ADC1_VIN[3]
14	10	10	7	10	C3	PA4	I/O	TC	PA4	SPI1_NSS/ TIM1_BKIN/ TIM14_CH1/ I2C1_SDA	ADC1_VIN[4]
15	11	11	8	11	D3	PA5	I/O	TC	PA5	SPI1_SCK/ TIM2_CH1_ETR/ TIM1_ETR/ I2C1_SCL/ TIM1_CH3N	ADC1_VIN[5]
16	12	12	9	12	D2	PA6	I/O	TC	PA6	SPI1_MISO/ TIM3_CH1/ TIM1_BKIN/ TIM1_ETR/ TIM16_CH1/ TIM1_CH3	ADC1_VIN[6]

Pin code						Pin name	Type ⁽¹⁾	I/O level ⁽²⁾	Main function	Alternate function	Additional function
LQFP 48	LQFP 32	QFN 32	QFN 20	TSSOP 20	CSP 16						
17	13	13	10	13	-	PA7	I/O	TC	PA7	SPI1_MOSI/ TIM3_CH2/ TIM1_CH1N/ TIM14_CH1/ TIM17_CH1/ TIM1_CH2N/ TIM1_CH3N	ADC1_VIN[7]
18	14	14	-	-	-	PB0	I/O	TC	PB0	TIM3_CH3/ TIM1_CH2N/ TIM1_CH1N/ TIM1_CH3	ADC1_VIN[8]
19	15	15	11	14	D1	PB1	I/O	TC	PB1	TIM14_CH1/ TIM3_CH4/ TIM1_CH3N/ TIM1_CH4/ TIM1_CH2N/ MCO/ TIM1_CH2/ TIM1_CH1N	ADC1_VIN[9]
20	-	16	-	-	-	PB2	I/O	FT	PB2	-	-
21	-	-	-	-	-	PB10	I/O	FT	PB10	I2C1_SCL/ TIM2_CH3	-
22	-	-	-	-	-	PB11	I/O	FT	PB11	I2C1_SDA/ TIM2_CH4	-
23	16	0	-	15	-	VSS	S	-	VSS	-	-
24	17	17	-	16	-	VDD	S	-	VDD	-	-
25	-	-	-	-	-	PB12	I/O	FT	PB12	TIM1_BKIN	-
26	-	-	-	-	C1	PB13	I/O	FT	PB13	TIM1_CH1N/ I2C1_SCL/ TIM1_CH3N/ TIM2_CH1	-
27	-	-	-	-	C2	PB14	I/O	FT	PB14	TIM1_CH2N/ I2C1_SDA/ TIM1_CH3/ TIM1_CH1	-

Pin code						Pin name	Type ⁽¹⁾	I/O level ⁽²⁾	Main function	Alternate function	Additional function
LQFP 48	LQFP 32	QFN 32	QFN 20	TSSOP 20	CSP 16						
28	-	-	-	-	-	PB15	I/O	FT	PB15	TIM1_CH3N/ TIM1_CH2N/ TIM1_CH2	-
29	18	18	13	-	-	PA8	I/O	FT	PA8	MCO/ TIM1_CH1/ TIM1_CH2/ TIM1_CH3	-
30	19	19	14	17	-	PA9	I/O	FT	PA9	UART1_TX/ TIM1_CH2/ UART1_RX/ I2C1_SCL/ MCO/ TIM1_CH1N/ TIM1_CH4	-
31	20	20	15	18	-	PA10	I/O	FT	PA10	TIM17_BKIN/ UART1_RX/ TIM1_CH3/ UART1_TX/ I2C1_SDA/ TIM1_CH1	-
32	21	21	-	-	-	PA11	I/O	FT	PA11	UART1_CTS/ TIM1_CH4/ I2C1_SCL	-
33	22	22	-	-	-	PA12	I/O	FT	PA12	UART1_RTS/ TIM1_ETR/ I2C1_SDA/ TIM1_CH2	-
34	23	23	16	19	B1	PA13	I/O	FT	PA13	SWDIO/ MCO/ TIM1_CH2/ TIM1_BKIN	-
35	-	-	-	-	-	PD2	I/O	FT	PD2	-	-
36	-	-	-	-	-	PD3	I/O	FT	PD3	-	-
37	24	24	17	20	A1	PA14	I/O	FT	PA14	SWDCLK/ SPI1_NSS	-
38	25	25	-	-	-	PA15	I/O	FT	PA15	SPI1_NSS/ TIM2_CH1_ETR	-

Pin code						Pin name	Type ⁽¹⁾	I/O level ⁽²⁾	Main function	Alternate function	Additional function
LQFP 48	LQFP 32	QFN 32	QFN 20	TSSOP 20	CSP 16						
39	26	26	-	-	A2	PB3	I/O	TC	PB3	SPI1_SCK/ TIM2_CH2/ UART1_TX/ TIM2_CH3/ TIM1_CH1/ TIM2_CH1	-
40	27	27	-	-	B2	PB4	I/O	TC	PB4	SPI1_MISO/ TIM3_CH1/ UART1_RX/ TIM17_BKIN/ TIM1_CH2/ TIM2_CH2	-
41	28	28	-	-	-	PB5	I/O	FT	PB5	SPI1_MOSI/ TIM3_CH2/ TIM16_BKIN/ MCO/ TIM1_CH3/ TIM2_CH3	-
42	29	29	18	-	A3	PB6	I/O	FT	PB6	UART1_TX/ I2C1_SCL/ TIM16_CH1N/ TIM2_CH1	-
43	30	30	19	-	B3	PB7	I/O	TC	PB7	UART1_RX/ I2C1_SDA/ TIM17_CH1N	-
44	31	31	20	1	-	BOOT0	I	FT	BOOT0	-	-
45	31	32	-	-	-	PB8	I/O	FT	PB8	I2C1_SCL/ TIM16_CH1	-
46	-	-	20	-	-	PB9	I/O	FT	PB9	I2C1_SDA/ TIM17_CH1/ TIM1_CH4	-
47	32	0	-	-	-	VSS	S	-	VSS	-	-
48	1	1	-	-	-	VDD	S	-	VDD	-	-

1. I = Input, O = Output, S = Power Supply, HiZ = High Resistance

2. FT: 5V tolerant and input signal should be between V_{DD} and 5V.

TC: Standard IO, input signal does not exceed V_{DD} voltage.

Table 4. PA port alternate function AF0-AF7

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PA0	-	-	TIM2_CH1_ETR	-	TIM2_CH3	-	-	-
PA1	-	-	TIM2_CH2	-	-	-	-	-
PA2	-	-	TIM2_CH3	-	-	-	-	-
PA3	-	-	TIM2_CH4	-	-	-	-	-
PA4	SPI1_NSS	-	-	TIM1_BKIN	TIM14_CH1	I2C1_SDA	-	-
PA5	SPI1_SCK	-	TIM2_CH1_ETR	TIM1_ETR	-	I2C1_SCL	TIM1_CH3N	-
PA6	SPI1_MISO	TIM3_CH1	TIM1_BKIN	-	TIM1_ETR	TIM16_CH1	TIM1_CH3	-
PA7	SPI1_MOSI	TIM3_CH2	TIM1_CH1N	-	TIM14_CH1	TIM17_CH1	TIM1_CH2N	TIM1_CH3N
PA8	MCO	-	TIM1_CH1	-	-	-	TIM1_CH2	TIM1_CH3
PA9	-	UART1_TX	TIM1_CH2	UART1_RX	I2C1_SCL	MCO	TIM1_CH1N	TIM1_CH4
PA10	TIM17_BKIN	UART1_RX	TIM1_CH3	UART1_TX	I2C1_SDA	-	TIM1_CH1	-
PA11	-	UART1_CTS	TIM1_CH4	-	-	I2C1_SCL	-	-
PA12	-	UART1_RTS	TIM1_ETR	-	-	I2C1_SDA	-	TIM1_CH2
PA13	SWDIO	-	-	-	-	MCO	TIM1_CH2	TIM1_BKIN
PA14	SWDCLK	-	-	SPI1_NSS	-	-	-	-
PA15	SPI1_NSS	-	TIM2_CH1_ETR	-	-	-	-	-

Table 5. PB port alternate function AF0-AF7

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PB0	-	TIM3_CH3	TIM1_CH2N	TIM1_CH1N	TIM1_CH3	-	-	-
PB1	TIM14_CH1	TIM3_CH4	TIM1_CH3N	TIM1_CH4	TIM1_CH2N	MCO	TIM1_CH2	TIM1_CH1N
PB3	SPI1_SCK	-	TIM2_CH2	UART1_TX	TIM2_CH3	-	TIM1_CH1	TIM2_CH1
PB4	SPI1_MISO	TIM3_CH1	-	UART1_RX	-	TIM17_BKIN	TIM1_CH2	TIM2_CH2
PB5	SPI1_MOSI	TIM3_CH2	TIM16_BKIN	MCO	-	-	TIM1_CH3	TIM2_CH3
PB6	UART1_TX	I2C1_SCL	TIM16_CH1N	-	TIM2_CH1	-	-	-
PB7	UART1_RX	I2C1_SDA	TIM17_CH1N	-	-	-	-	-
PB8	-	I2C1_SCL	TIM16_CH1	-	-	-	-	-
PB9	-	I2C1_SDA	TIM17_CH1	-	TIM1_CH4	-	-	-
PB10	-	I2C1_SCL	TIM2_CH3	-	-	-	-	-
PB11	-	I2C1_SDA	TIM2_CH4	-	-	-	-	-
PB12	-	-	TIM1_BKIN	-	-	-	-	-
PB13	-	-	TIM1_CH1N	-	-	I2C1_SCL	TIM1_CH3N	TIM2_CH1
PB14	-	-	TIM1_CH2N	-	-	I2C1_SDA	TIM1_CH3	TIM1_CH1
PB15	-	-	TIM1_CH3N	-	-	-	TIM1_CH2N	TIM1_CH2

Table 6. PC port alternate function AF0-AF7

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PC13	-	-	-	-	-	-	TIM2_CH1	-
PC14	-	-	-	-	-	-	TIM2_CH2	-
PC15	-	-	-	-	-	-	TIM2_CH3	-

Table 7. PD port alternate function AF0-AF7

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PD0	-	I2C1_SDA	-	-	-	-	-	-
PD1	-	I2C1_SCL	-	-	-	-	-	-

4

Memory mapping

Memory mapping

Table 8. Memory mapping

Bus	Boundaryaddress	Size	Peripheral	Notes
Flash	0x0000 0000 - 0x0000 7FFF	32 KB	Main flash memory, system memory or SRAM, depending on the BOOT configuration	
	0x0000 8000 - 0x07FF FFFF	~ 128 MB	Reserved	
	0x0800 0000 - 0x0800 7FFF	32 KB	Main Flash memory	
	0x0800 8000 - 0x1FFD FFFF	~ 256 MB	Reserved	
	0x1FFE 0000 - 0x1FFE 01FF	0.5 KB	Reserved	
	0x1FFE 0200 - 0x1FFE 0FFF	3 KB	Reserved	
	0x1FFE 1000 - 0x1FFE 1BFF	3 KB	Reserved	
	0x1FFE 1C00 - 0x1FFF F3FF	~ 256 MB	Reserved	
	0x1FFF F400 - 0x1FFF F7FF	1 KB	System memory	
	0x1FFF F800 - 0x1FFF F80F	16 B	Option bytes	
	0x1FFF F810 - 0x1FFF FFFF	~ 2 KB	Reserved	
SRAM	0x2000 0000 - 0x2000 0FFF	4 KB	SRAM	
	0x2000 1000 - 0x2FFF FFFF	~ 512 MB	Reserved	
APB1	0x4000 0000 - 0x4000 03FF	1 KB	TIM2	
	0x4000 0400 - 0x4000 07FF	1 KB	TIM3	
	0x4000 0800 - 0x4000 27FF	8 KB	Reserved	
	0x4000 2C00 - 0x4000 2FFF	1 KB	WWDG	
	0x4000 3000 - 0x4000 33FF	1 KB	IWDG	
	0x4000 3400 - 0x4000 37FF	1 KB	Reserved	
	0x4000 3800 - 0x4000 3BFF	1 KB	Reserved	
	0x4000 4000 - 0x4000 43FF	1 KB	Reserved	
	0x4000 4400 - 0x4000 47FF	1 KB	Reserved	
	0x4000 4800 - 0x4000 4BFF	3 KB	Reserved	
	0x4000 5400 - 0x4000 57FF	1 KB	I2C1	
	0x4000 5800 - 0x4000 5BFF	1 KB	Reserved	
	0x4000 5C00 - 0x4000 5FFF	1 KB	Reserved	
	0x4000 6000 - 0x4000 63FF	1 KB	Reserved	
	0x4000 6400 - 0x4000 67FF	1 KB	Reserved	
	0x4000 6800 - 0x4000 6BFF	1 KB	Reserved	

Bus	Boundaryaddress	Size	Peripheral	Notes
APB1	0x4000 6C00 - 0x4000 6FFF	1 KB	Reserved	
	0x4000 7000 - 0x4000 73FF	1 KB	PWR	
	0x4000 7400 - 0x4000 FFFF	35 KB	Reserved	
APB2	0x4001 0000 - 0x4001 03FF	1 KB	SYSCFG	
	0x4001 0400 - 0x4001 07FF	1 KB	EXTI	
	0x4001 0800 - 0x4001 23FF	7 KB	Reserved	
	0x4001 2400 - 0x4001 27FF	1 KB	ADC1	
	0x4001 2800 - 0x4001 2BFF	1 KB	Reserved	
	0x4001 2C00 - 0x4001 2FFF	1 KB	TIM1	
	0x4001 3000 - 0x4001 33FF	1 KB	SPI1	
	0x4001 3400 - 0x4001 37FF	1 KB	DBGMCU	
	0x4001 3800 - 0x4001 3BFF	1 KB	UART1	
	0x4001 3C00 - 0x4001 3FFF	1 KB	Reserved	
	0x4001 4000 - 0x4001 43FF	1 KB	TIM14	
	0x4001 4400 - 0x4001 47FF	1 KB	TIM16	
	0x4001 4800 - 0x4001 4BFF	1 KB	TIM17	
	0x4001 4C00 - 0x4001 7FFF	13 KB	Reserved	
AHB	0x4002 0000 - 0x4002 03FF	1 KB	DMA	
	0x4002 0400 - 0x4002 0FFF	3 KB	Reserved	
	0x4002 1000 - 0x4002 13FF	1 KB	RCC	
	0x4002 1400 - 0x4002 1FFF	3 KB	Reserved	
	0x4002 2000 - 0x4002 23FF	1 KB	Flash interface	
	0x4002 2400 - 0x4002 2FFF	3 KB	Reserved	
	0x4002 3000 - 0x4002 33FF	1 KB	CRC	
	0x4002 3400 - 0x4002 5FFF	11 KB	Reserved	
	0x4002 6000 - 0x4002 63FF	1 KB	Reserved	
	0x4002 6400 - 0x4002 FFFF	39 KB	Reserved	
	0x4003 0000 - 0x4003 03FF	1 KB	Reserved	
	0x4003 0400 - 0x47FF FFFF	~ 128 MB	Reserved	
	0x4800 0000 - 0x4800 03FF	1 KB	GPIOA	
	0x4800 0400 - 0x4800 07FF	1 KB	GPIOB	
	0x4800 0800 - 0x4800 0BFF	1 KB	GPIOC	
	0x4800 0C00 - 0x4800 0FFF	1 KB	GPIOD	
	0x4800 1000 - 0x5FFF FFFF	~ 384 MB	Reserved	

5

Electrical characteristics

Electrical characteristics

5.1 Test condition

All voltages are based on V_{SS} unless otherwise stated.

5.1.1 Minimum and maximum

Unless otherwise stated, the minimum and maximum values are performed at ambient temperature $T_A = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$.

5.1.2 Load capacitor

The load conditions when measuring the pin parameters are shown in the figure below.




Figure 12. Load condition of the pin

5.1.3 Pin input voltage

The measurement of the input voltage on the pin is shown in the figure below.




Figure 13. Pin input voltage

5.1.4 Power scheme

The power supply design scheme is shown in the figure below.




Figure 14. Power scheme

5.1.5 Current consumption measurement

The measurement of the current consumption on the pin is shown in the figure below.




Figure 15. Current consumption measurement scheme

5.2 Absolute maximum rating

If the load applied to the device exceeds the value given in the "Absolute Group Maximum Ratings" list (Table 9, Table 10), it may result in that the device is permanently damaged. This is just to give the maximum load that can be tolerated, and does not mean that the functional operation of the device is correct under these conditions. Long-term operation of the device under maximum conditions can affect device reliability.

Table 9. Voltage characteristics

Symbol	Description	min	max	units
$V_{DD} - V_{SS}$	External main supply voltage (including V_{DDA} and V_{SSA}) ⁽¹⁾	- 0.3	5.8	V
V_{IN}	Input voltage on the 5Vtolerant pin (2)	$V_{SS} - 0.3$	5.8	
	Input voltage on other pins (2)	$V_{SS} - 0.3$	$V_{DD} + 0.3$	
$ \Delta V_{DDx} $	Voltage variations between different power pins		50	mV
$ V_{SSx} - V_{SS} $	Voltage variations between different ground pins		50	

1. All main power (V_{DD} , V_{DDA}) and ground (V_{SS} , V_{SSA}) pins must always be connected to the external power supply within the permissible range.
2. V_{IN} maximum must always be respected. For information about the maximum allowed injected current values, please see the table below.

Table 10. Current characteristics

Symbol	Description	Maximum	Units
I_{VDD}	Total current into V_{DD}/V_{DDA} power lines (supply current) ⁽¹⁾	150	mA
I_{VSS}	Total current out of V_{SS} wire (outflow current) ⁽¹⁾	150	
I_{IO}	Output sink current on any I/O and control pins	20	
	Output current on any I/O and control pins	-18	
$I_{INJ(PIN)}^{(2)(3)}$	Injection current on NRST pin	±5	mA
$I_{INJ(PIN)}^{(2)(3)}$	Injection current on OSC_IN pin of HSE and OSC_IN pin LSE	±5	mA
$I_{INJ(PIN)}^{(2)(3)}$	Injection current on other pins ⁽⁴⁾	±5	mA
$\Sigma I_{INJ(PIN)}^{(2)}$	Total injection current on all I/O and control pins ⁽⁴⁾	±25	mA

1. All main power (V_{DD} , V_{DDA}) and ground (V_{SS} , V_{SSA}) pin must always be connected to the external power supply within the permissible range.
2. $I_{INJ(PIN)}$ must never exceed its limit, i.e. ensure that V_{IN} does not exceed its maximum value. If V_{IN} can not be ensured to be lower than its maximum value, make sure that the external limit $I_{INJ(PIN)}$ does not exceed its maximum value. When $V_{IN} > V_{DDA}$, a positive injection current is generated; when $V_{IN} < V_{SS}$, a reverse injection current is generated.
3. The reverse injection current can interfere with the analog performance of the device.
4. When there is simultaneous injection current for multiple inputs, the maximum value of $\Sigma I_{INJ(PIN)}$ is equal to the sum of the absolute values of the forward injection current and the reverse injection current (instantaneous value). The result is based on the characteristics of the maximum value of $\Sigma I_{INJ(PIN)}$ on all I/O ports of the device.

5.3 Operating conditions

5.3.1 General operating conditions

Table 11. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
f_{HCLK}	Internal AHB clock frequency		0	48	MHz
f_{PCLK1}	Internal APB1 clock frequency		0	f_{HCLK}	MHz
f_{PCLK2}	Internal APB2 clock frequency		0	f_{HCLK}	MHz
V_{DD}	Standard operating voltage		2.0	5.5	V

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DDA}^{(1)}$	Analog operating voltage	Must be the same voltage as V_{DD}	2.0	5.5	V
P_D	Power dissipation Temperature: $T_A = 25^\circ\text{C}^{(2)}$	LQFP48		594	mW
		LQFP32			
		QFN32			
T_A		Maximum power dissipation	-40	85	$^\circ\text{C}$
T_J	Junction temperature range		-40	105	$^\circ\text{C}$

1. It is recommended to use the same power supply for V_{DD} and V_{DDA} .

5.3.2 Operating conditions at power-up/power-down

The parameters given in the table below are based on tests under normal operating conditions.

Table 12. Operating conditions at power-up/power-down

Symbol	Parameter	Conditions	Min	Max	Unit
t_{VDD}	V_{VDD} rise time rate	$T_A = 25^\circ\text{C}$	0	∞	$\mu\text{S/V}$
	V_{VDD} fall time rate		20	∞	

1. To ensure the reliability of chip power-on, all power-on should start from 0V.

5.3.3 Embedded reset and power control block characteristics

The parameters given in the table below are based on the ambient temperature and the V_{DD} supply voltage listed in Table 11.

Table 13. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions	Minimum value	Typical value	Maximum value	Unit
V_{PVD}	Level selection of programmable voltage detectors	PLS[3: 0]=0000 (rising edge)	1.813	1.819	1.831	V
		PLS[3: 0]=0000 (falling edge)		1.705		V
		PLS[3: 0]=0001 (rising edge)	2.112	2.116	2.124	V
		PLS[3: 0]=0001 (falling edge)		2.0		V
		PLS[3: 0]=0010 (rising edge)	2.411	2.414	2.421	V
		PLS[3: 0]=0010 (falling edge)		2.297		V
		PLS[3: 0]=0011 (rising edge)	2.711	2.714	2.719	V
		PLS[3: 0]=0011 (falling edge)		2.597		V
		PLS[3: 0]=0100 (rising edge)	3.011	3.013	3.018	V
		PLS[3: 0]=0100 (falling edge)		2.895		V
		PLS[3: 0]=0101 (rising edge)	3.311	3.313	3.317	V
		PLS[3: 0]=0101 (falling edge)		3.194		V
		PLS[3: 0]=0110 (rising edge)	3.611	3.613	3.616	V
		PLS[3: 0]=0110 (falling edge)		3.494		V
		PLS[3: 0]=0111 (rising edge)	3.91	3.913	3.916	V
		PLS[3: 0]=0111 (falling edge)		3.793		V
		PLS[3: 0]=1000 (rising edge)	4.21	4.212	4.215	V
		PLS[3: 0]=1000 (falling edge)		4.092		V
		PLS[3: 0]=1001 (rising edge)	4.51	4.512	4.515	V
		PLS[3: 0]=1001 (falling edge)		4.391		V
		PLS[3: 0]=1010 (rising edge)	4.809	4.811	4.813	V
		PLS[3: 0]=1010 (falling edge)		4.69		V
$V_{PVDhyst}^{(2)}$	PVD hysteresis			100		mV
$V_{POR/PDR}$	Power-on/Power-down reset threshold	falling edge	1.63 ⁽¹⁾	1.66	1.68	V
		rising edge		1.75		V
$V_{PDRhys}^{(2)}$	PDR hysteresis			100		mV
$T_{RSTTEMPO}^{(2)}$	Reset duration			20		ms

1. The product behavior is guaranteed by design down to the minimum value $V_{POR/PDR}$.
2. Guaranteed by design, not tested in production.

Note: The reset duration is measured from power-on (POR reset) to the time when the user application code reads the first instruction.

5.3.4 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

All Run-mode current consumption measurements given in this section are performed with a reduced code.

Typical current consumption

The MCU is placed under the following conditions:

- All I/O pins are in analog input configuration, and are connected to a static level — V_{DD} or V_{SS} (no load).
- All the peripherals are closed, unless otherwise specified.
- The Flash memory access time is adjusted to the f_{HCLK} (0 ~ 24 MHz is 0 waiting period , 24 ~ 48 MHz is 1 waiting period).
- The ambient temperature and V_{DD} supply voltage conditions are summarized in Table 11.
- The instruction prefetching function is on. When the peripherals are enabled:
 $f_{HCLK} = f_{PCLK1} = f_{PCLK2}$.

Note: The instruction prefetch function must be set before the clock is set and the bus is divided.

Table 14. Typical current consumption in Run mode, code executing from Flash

Symbol	Parameter	Conditions	f_{HCLK}	Typ ⁽¹⁾		Unit
				All peripherals enabled	All peripherals disabled	
I_{DD}	Supply current in operating mode	External clock ⁽²⁾	48MHz	13.47	7.55	
			36MHz	11.83	6.67	
			24MHz	8.62	5.15	
			8MHz	3.44	2.48	
I_{DD}	Supply current in operating mode	Run on a high-speed internal oscillator (HSI), with the use of AHB prescaler to reduce the frequency	48MHz	7.63	4.28	
			36MHz	5.98	3.48	
			24MHz	4.55	2.88	
			8MHz	1.40	0.85	

1. The typical value is tested at $T_A = 25^{\circ}\text{C}$ and $V_{DD} = 3.3\text{V}$.
2. External clock is 8MHz, when $f_{HCLK} > 8\text{MHz}$, enable PLL.

Table 15. Typical current consumption in sleep mode, code executing from Flash or RAM

Symbol	Parameter	Conditions	f_{HCLK}	Typ ⁽¹⁾		Unit
				All peripherals enabled	All peripherals disabled	
I_{DD}	Supply current in sleep mode	External clock ⁽²⁾	48MHz	10.88	4.85	mA
			36MHz	9.45	4.22	
			24MHz	7.06	3.55	
			8MHz	2.79	1.81	
I_{DD}	Supply current in sleep mode	Run on a high-speed internal oscillator (HSI), with the use of AHB prescaler to reduce the frequency	48MHz	5.89	2.49	mA
			36MHz	4.68	2.12	
			24MHz	3.45	1.74	
			8MHz	1.03	0.48	

1. The typical value is tested at $T_A = 25^\circ\text{C}$ and $V_{DD} = 3.3\text{V}$.
2. External clock is 8MHz, when $f_{HCLK} > 8\text{MHz}$, enable PLL.

Typical current consumption

The MCU is placed under the following conditions:

- All I/O pins are in analog input mode, and are connected to a static level — V_{DD} or V_{SS} (no load)
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted to the f_{HCLK} (0 ~ 24 MHz is 0 waiting period , 24 ~ 48 MHz is 1 waiting period).
- The instruction prefetching function is on. When the peripherals are enabled:
 $f_{HCLK} = f_{PCLK1} = f_{PCLK2}$.

Note: The instruction prefetching function must be set before setting the clock and bus divider.

Table 16. Typical and maximum current consumption in stop and standby modes⁽²⁾

Symbol	Parameter	Conditions	Typ	Unit
			$T_A = 25^\circ\text{C}$	
I_{DD}	Supply current in Stop mode	Enter the stop mode after reset	6	μA
	Supply current in Standby mode	Enter the standby mode after reset	0.4	

1. Data based on characterization results, not tested in production. The IO state is an analog input.

On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in Table 17. The MCU is placed under the following conditions:

- All I/O pins are in analog input mode, and are connected to a static level — V_{DD} or V_{SS} (no load) .
- All peripherals are disabled except when explicitly mentioned.
- The given value is calculated by measuring the current consumption.
 - With all peripherals clocked OFF
 - With only one peripheral clocked on
- Ambient operating temperature and supply voltage conditions V_{DD} summarized in Table 11.

Table 17. On-chip peripheral current consumption⁽¹⁾

Peripheral		Typical consumption at 25 °C	Unit	Peripheral		Typical consumption at 25 °C	Unit
APB1	TIM2	0.49	mA	APB2	SPI	0.49	mA
	TIM3	0.50			UART1	0.52	
	I2C	0.49					
APB2	TIM14	0.52		AHB	GPIOA	0.53	mA
	TIM16	0.52			GPIOB	0.53	
	TIM17	0.52			GPIOC	0.53	
	TIM1	0.49			GPIOD	0.53	

1. $f_{HCLK} = 48\text{MHz}$, $f_{APB1} = f_{HCLK}/2$, $f_{APB2} = f_{HCLK}$, the prescale coefficient for each device is the default value.

Wake-up times from low power mode

The wake-up times listed in the table below are measured during the wake-up phase of the internal clock HSI. The clock source used when waking up depends on the current operating mode:

- Stop or Standby mode: The clock source is the oscillator
- Sleep mode: The clock source is the clock used when entering sleep mode

All times are measured using ambient temperature and supply voltage in accordance with common operating conditions.

Table 18. Low-power mode wake-up time

Symbol	Parameter	Conditions	Maximum	Unit
$t_{WUSLEEP}^{(1)}$	Wakeup from Sleep mode	HSI oscillator clock wakeup	4	μs
$t_{WUSTOP}^{(1)}$	Wakeup from Stop mode (Voltage regulator is in run mode)	HSI oscillator clock wakeup = $2\mu\text{s}$	8	
$t_{WUSTDBY}^{(1)}$	Wakeup from Standby mode	HSI oscillator clock wakeup = $2\mu\text{s}$ The regulator wakeup time from the off mode = $38\mu\text{s}$	20	ms

1. The wake-up time is measured from the start of the wake-up event to the user program to read the first instruction.

5.3.5 PLL characteristics

The parameters listed in the table below are measured using ambient temperature and supply voltage in accordance with the general operating conditions.

Table 19. PLL characteristics⁽¹⁾

Symbol	Parameter	Minimum	Typical	Maximum	Unit
$f_{\text{PLL_IN}}$	PLL input clock ⁽²⁾	4		24	MHz
	PLL input clock duty cycle	40		60	%
$f_{\text{PLL_OUT}}$	PLL multiplier output clock	40		100	MHz
t_{LOCK}	PLL lock phase time			100	μs

1. Guaranteed by design, not tested in production.
2. Take care to use the correct multiplication factor so that $f_{\text{PLL_OUT}}$ is within the allowable range based on the PLL input clock frequency.

5.3.6 External clock source characteristics

High-speed external user clock generated from an external source

The characteristic parameters given in the following table are measured using a high-speed external clock source, ambient temperature and power supply voltage meet the conditions of general operating conditions.

Table 20. High-speed external user clock characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{\text{HSE_ext}}$	User external clock source frequency ⁽¹⁾		2	8	24	MHz
V_{HSEH}	OSC_IN input pin high level voltage		$0.7V_{\text{DD}}$		V_{DD}	V
V_{HSEL}	OSC_IN input pin low level voltage		V_{SS}		$0.3V_{\text{DD}}$	V
$t_{\text{w(HSE)}}$	OSC_IN high or low time ⁽¹⁾		16			ns
$t_{\text{r(HSE)}}$	OSC_IN rise time ⁽¹⁾				20	ns
$t_{\text{f(HSE)}}$	OSC_IN fall time ⁽¹⁾				20	ns
$C_{\text{in(HSE)}}$	OSC_IN input capacitance ⁽¹⁾			5		pF
$\text{DuCy}_{(\text{HSE})}$	Duty cycle		45		55	%
I_{L}	OSC_IN input leakage current	$V_{\text{SS}} \leq V_{\text{IN}} \leq V_{\text{DD}}$			± 1	μA

1. Guaranteed by design, not tested in production.




Figure 16. High-speed external clock source AC timing diagram

High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with an 2 ~ 24 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in the table below. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy...).

Table 21. HSE 2~24 oscillator characteristics⁽¹⁾⁽²⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{OSC_IN}	Oscillator frequency		2	8	24	MHz
R_F	Feedback resistor			1000		k Ω
C_{L1} $C_{L2}^{(3)}$	The proposed load capacitance corresponds to the crystal serial impedance (R_S) ⁽⁴⁾	$R_S = 30\Omega$		30		pF
I_2	HSE current consumption	$V_{DD} = 3.3V$ $V_{IN} = V_{SS}$ 30pF load			1	mA
g_m	Oscillator transconductance	Startup		25		mA/V
$t_{SU(HSE)}^{(5)}$	Startup time	V_{DD} is stabilized		2		mS

1. The characteristic parameters of the resonator are given by the crystal/ceramic resonator manufacturer.

2. Drawn from comprehensive evaluation, not tested in production.
3. For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF (typical value) range, designed for high-frequency applications. A suitable crystal or resonator should also be carefully selected. Usually, C_{L1} and C_{L2} have the same parameter. The crystal manufacturer typically specifies a load capacitance which is the serial combination of C_{L1} and C_{L2} . When choosing C_{L1} and C_{L2} , the capacitive reactance of the PCB and MCU pins should be taken into account (the combined pin and the PCB board capacitance can be roughly estimated as 10pF).
4. The relatively low value of the RF resistor offers a good protection against issues resulting from use in a humid environment, due to the induced leakage and the bias condition change. However, it is recommended to take this point into account if the MCU is used in tough humidity conditions.
5. $t_{SU(HSE)}$ is the startup time measured from the moment the software enables HSE to a stable 8MHz oscillation is obtained. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.




Figure 17. Typical application with an 8 MHz crystal

5.3.7 Internal clock source characteristics

The characteristic parameters given in the table below are measured using ambient temperature and supply voltage in accordance with general operating conditions.

High-speed internal (HSI) oscillator

Table 22. HSI oscillator characteristics⁽¹⁾⁽²⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{HSI}	Frequency			48		MHz
ACC_{HSI}	Accuracy of the HSI oscillator	$T_A = -40^{\circ}\text{C} \sim 105^{\circ}\text{C}$	-6		6	%
ACC_{HSI}	Accuracy of the HSI oscillator	$T_A = -10^{\circ}\text{C} \sim 105^{\circ}\text{C}$	-4		4	%
ACC_{HSI}	Accuracy of the HSI oscillator	$T_A = 25$	-1		1	%
$t_{SU(HSI)}$	HSI oscillator startup time				60	μS

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$I_{DD(HSI)}$	HSI oscillator power consumption			80.53	122	μA

1. $V_{DD} = 3.3V$, $T_A = -40^{\circ}C \sim 85^{\circ}C$, unless otherwise specified.
2. Guaranteed by design, not tested in production.

Low-speed internal (LSI) oscillator

Table 23. LSI oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{LSI}^{(2)}$	Frequency			40		KHz
$t_{SU(LSI)}^{(2)}$	LSI oscillator startup time				100	μS
$I_{DD(LSI)}^{(3)}$	LSI oscillator power consumption			1.082	1.652	μA

1. $V_{DD} = 3.3V$, $T_A = -40^{\circ}C \sim 85^{\circ}C$, unless otherwise stated.
2. Drawn from comprehensive evaluation, not tested in production.
3. Guaranteed by design, not tested in production.

5.3.8 Memory characteristics

Flash memory

Table 24. Flash memory characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
t_{prog}	16-bit programming time			24		μS
t_{ERASE}	Page (1024K bytes) erase time			4	5	mS
t_{ME}	Mass erase time		20		40	mS
I_{DD}	Supply current	Read mode, $f_{HCLK} = 48MHz$		5	6	mA
		Write mode, $f_{HCLK} = 48MHz$			7	mA
		Erase mode, $f_{HCLK} = 48MHz$			2	mA

Table 25. Flash memory endurance and data retention⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
NEND	Endurance (erase times)		20			K cycle
t_{RET}	Data retention	$T_A = 105^\circ\text{C}$	20			Year
		$T_A = 25^\circ\text{C}$	100			

1. Guaranteed by design, not tested in production.

5.3.9 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports), the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- EFT: A Burst of Fast Transient voltage (positive and negative) is applied to VDD and VSS through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in the following table.

Table 26. EMS characteristics

Symbol	Parameter	Conditions	Level/Class
V_{EFT}	Fast transient voltage burst limits to be applied through 100 pF on V _{DD} and V _{SS} pins to induce a functional disturbance	V _{DD} = 3.3V, T _A = 25°C, f _{HCLK} = 48MHz. Conforming to IEC61000-4-4	TBD

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and pre-qualification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (for example control registers)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors.

5.3.10 Absolute Maximum (Electrical Sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD78E IC latch-up standard.

Table 27. ESD characteristics

Symbol	Parameter	Conditions	Max ⁽¹⁾	Unit
$V_{\text{ESD(HBM)}}$	Electrostatic discharge voltage (Human body model)	$T_A = 25^\circ\text{C}$, Conforming to JESD22-A114	±2000	V
$V_{\text{ESD(CDM)}}$	Electrostatic discharge voltage (Charging device model)	$T_A = 25^\circ\text{C}$, Conforming to JESD22-C101	±500	
I_{LU}	Latch-up current	$T_A = 25^\circ\text{C}$, Conforming to JESD78E	±100	mA

1. Drawn from comprehensive evaluation, not tested in production.

5.3.11 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in Table 9 are derived from tests. All I/O ports are compatible with CMOS.

Table 28. I/O static characteristics

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
V_{IL}	Input low level voltage	$2.5V < V_{DD} < 5.5V$			$0.3 \cdot V_{DD}$	V
V_{IH}	Input high level voltage	$2.5V < V_{DD} < 5.5V$	$0.7 \cdot V_{DD}$			V
V_{hy}	I/O pin Schmitt trigger voltage hysteresis ⁽¹⁾	$2.5V < V_{DD} < 5.5V$		$0.1 \cdot V_{DD}$		V
I_{lkg}	Input leakage current ⁽²⁾	$2.5V < V_{DD} < 5.5V$	-1		1	μA
R_{PU}	Weak pull-up equivalent resistor ⁽³⁾	$2.5V < V_{DD} < 5.5V$	10		50	k Ω
R_{PD}	Weak pull-down equivalent resistor ⁽³⁾	$2.5V < V_{DD} < 5.5V$	10		100	k Ω
C_{IO}	I/O pin capacitance	$2.5V < V_{DD} < 5.5V$			10	pF

1. Schmitt Trigger switching hysteresis voltage level. Data drawn from comprehensive evaluation, not tested in production.
2. The leakage could be higher than the maximum value, if negative current is injected on adjacent pins.
3. Pull-up and pull-down resistors are MOS resistors.

Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to $\pm 20mA$.

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in 5.2:

- The sum of the currents obtained from V_{DD} for all I/O ports, plus the maximum operating current that the MCU obtains on V_{DD} , cannot exceed the absolute maximum rating I_{VDD} .
- The sum of the currents drawn by all I/O ports and flowing out of V_{SS} , plus the maximum operating current of the MCU flowing out on V_{SS} , cannot exceed the absolute maximum rating I_{VSS} .

Output voltage levels

Unless otherwise stated, the parameters listed in the table below are measured using the ambient temperature and V_{DD} supply voltage in accordance with the condition of Table 11.

All I/O ports are CMOS compatible.

Table 29. Output voltage characteristics

SPEED[1: 0]	Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
11	$V_{OL}^{(1)}$	Output low level voltage	$ I_{IO} = 6\text{mA}$ $V_{DD} = 3.3\text{V}$			0.4	V
	$V_{OH}^{(2)}$	Output high level voltage		2.80			V
	$V_{OL}^{(1)(3)}$	Output low level voltage	$ I_{IO} = 8\text{mA}$ $V_{DD} = 3.3\text{V}$			0.4	V
	$V_{OH}^{(2)(3)}$	Output high level voltage		2.80			V
	$V_{OL}^{(2)(3)}$	Output low level voltage	$ I_{IO} = 20\text{mA}$ $V_{DD} = 3.3\text{V}$			0.8	V
	$V_{OH}^{(2)(3)}$	Output high level voltage		2.20			V
10	$V_{OL}^{(1)}$	Output low level voltage	$ I_{IO} = 6\text{mA}$ $V_{DD} = 3.3\text{V}$			0.4	V
	$V_{OH}^{(2)}$	Output high level voltage		2.80			V
	$V_{OL}^{(1)(3)}$	Output low level voltage	$ I_{IO} = 8\text{mA}$ $V_{DD} = 3.3\text{V}$			0.6	V
	$V_{OH}^{(2)(3)}$	Output high level voltage		2.60			V
	$V_{OL}^{(2)(3)}$	Output low level voltage	$ I_{IO} = 20\text{mA}$ $V_{DD} = 3.3\text{V}$			1.00	V
	$V_{OH}^{(2)(3)}$	Output high level voltage		1.80			V

SPEED[1: 0]	Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
01	$V_{OL}^{(1)}$	Output low level voltage	$ I_{IO} = 6\text{mA}$ $V_{DD} = 3.3\text{V}$			0.6	V
	$V_{OH}^{(2)}$	Output high level voltage		2.60			V
	$V_{OL}^{(1)(3)}$	Output low level voltage	$ I_{IO} = 8\text{mA}$ $V_{DD} = 3.3\text{V}$			0.6	V
	$V_{OH}^{(2)(3)}$	Output high level voltage		2.40			V
	$V_{OL}^{(2)(3)}$	Output low level voltage	$ I_{IO} = 20\text{mA}$ $V_{DD} = 3.3\text{V}$			1.40	V
	$V_{OH}^{(2)(3)}$	Output high level voltage					V


Input/output AC characteristics

The definitions and values of the input and output AC characteristics are given in figure 18 and Table 30, respectively.

Unless otherwise stated, the parameters listed in Table 30 are measured using the ambient temperature and supply voltage in accordance with the condition Table 9.

Table 30. I/O AC characteristics⁽¹⁾

SPEED[1: 0]	Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
11	tf	Fall time from high level output to low level output	$C_L = 50\text{pF}$, $V_{DD} = 3.3\text{V}$		4.0		ns
	tr	Rise time from low level output to high level output			5.0		ns
10	tf	Fall time from high level output to low level output			5.0		ns
	tr	Rise time from low level output to high level output			6.2		ns
01	tf	Fall time from high level output to low level output			7.2		ns
	tr	Rise time from low level output to high level output			11.0		ns



Maximum frequency is achieved if $((t_r + t_f) \leq 2/3)T$, and if the duty cycle is (45 ~ 55%) when loaded by C_i (see the i/O AC characteristics definition)

868304

Figure 18. I/O AC characteristics

5.3.12 NRST pin characteristics

The NRST pin input driver uses the CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} .

Unless otherwise stated, the parameters listed in the table below are measured using the ambient temperature and V_{DD} supply voltage in accordance with the condition of Table 11.

Table 31. NRST pin characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{IL(\text{NRST})}^{(1)}$	NRST input low level voltage		0.3		$0.3 \cdot V_{DD}$	V
$V_{IH(\text{NRST})}^{(1)}$	NRST input high level voltage		$0.7 \cdot V_{DD}$		V_{DD}	
$V_{hys(\text{NRST})}$	NRST Schmitt trigger voltage hysteresis			$0.1V_{DD}$		V
R_{PU}	Weak pull-up equivalent resistor ⁽²⁾	$V_{IN} = V_{SS}$	17	19	60	k Ω
$V_{F(\text{NRST})}^{(1)}$	NRST input filtered pulse				100	ns
$V_{NF(\text{NRST})}^{(1)}$	NRST input not filtered pulse		300			ns

1. Guaranteed by design, not tested in production.
2. The pull-up resistor is a MOS resistor.




Figure 19. Recommended NRST pin protection

1. The reset network is to prevent parasitic reset
2. The user must ensure that the potential of the NRST pin is below the maximum $V_{IL(NRST)}$ listed in Table 31, otherwise the MCU cannot be reset.

5.3.13 Timer characteristics

The parameters given in the following tables are guaranteed by design.

For details on the characteristics of the I/O multiplexing function pins (output compare, input capture, external clock, PWM output) , see subsubsec 5.3.11.

Table 32. TIMx⁽¹⁾ characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
$t_{res(TIM)}$	Timer resolution time		1		$t_{TIMxCLK}$
$t_{res(TIM)}$	Timer resolution time	$f_{TIMxCLK} = 48MHz$	20.8		nS
f_{EXT}	Timer external clock frequency on CH1 to CH4		0	$f_{TIMxCLK} / 2$	MHz
		$f_{TIMxCLK} = 48MHz$	0	24	
Res_{TIM}	Timer resolution			16	Bit
$t_{COUNTER}$	16 bit counter clock cycle when the internal clock is selected		1	65536	$t_{TIMxCLK}$
		$f_{TIMxCLK} = 48MHz$	0.0208	1365	μS
t_{MAX_COUNT}	The maximum possible count			65536×65536	$t_{TIMxCLK}$
		$f_{TIMxCLK} = 48MHz$		89.4	S

1. TIMx is a generic name.

5.3.14 Communication interfaces

I2C

Unless otherwise specified, the parameters given in Table 33 are derived from tests performed under the ambient temperature, f_{PCLK1} frequency and supply voltage conditions summarized in Table 11.


The I2C interface conforms to the standard I2C communication protocol, but has the following limitations: SDA and SCL are not true pins. When configured as open-drain output, the PMOS transistor between the pin and V_{DD} Was closed but still exists.

The I2C I/Os characteristics are listed in Table 33, the alternate function characteristics of I/Os (SDA and SCL) refer to subsubsec 5.3.11.

Table 33. I2C characteristics

Symbol	Parameter	Standard I2C ⁽¹⁾		Fast I2C ⁽¹⁾⁽²⁾		Unit
		Min	Max	Min	Max	
$t_{w(SCL)}$	SCL clock fall time	4.7		1.3		μs
$t_{w(SCLH)}$	SCL clock rise time	4.0		0.6		μs
$t_{su(SDA)}$	SDA setup time	250		100		ns
$t_h(SDA)$	SDA data hold time	0 ⁽³⁾		0 ⁽⁴⁾	900 ⁽³⁾	
$t_{r(SDA)} \ t_{r(SDL)}$	SDA and SCL rise time		1000	$2.0+0.1C_b$	300	
$t_{f(SDA)} \ t_{f(SDL)}$	SDA and SCL fall time		300		300	
$t_h(STA)$	Start condition hold time	4.0		0.6		μs
$t_{su(STA)}$	Start condition setup time	4.7		0.6		
$t_{su(STO)}$	Stop condition setup time	4.0		0.6		
$t_{w(STO:STA)}$	Time from Stop condition to Start condition	4.7		1.3		
C_b	Capacitive load of each bus		400		400	pF

1. Guaranteed by design, not tested in production.
2. f_{PCLK1} must be at least 3MHz to achieve standard mode I2C frequencies. It must be at least 12MHz to achieve fast mode I2C frequencies.
3. The maximum data hold time has only to be met if the interface does not stretch the low period of SCL signal.
4. In order to span the undefined area of the falling edge of SCL, it must ensure that the SDA signal has a hold time of at least 300ns.

Figure 20. I2C bus AC waveform and measurement circuit⁽¹⁾

1. Measurement point is set to the CMOS level: $0.3V_{DD}$ and $0.7V_{DD}$.

SPI characteristics

Unless otherwise specified, the parameters given in Table 34 are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in Table 11.


Refer to subsubsec 5.3.11 for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Table 34. SPI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Minimum	Maximum	Unit
$f_{SCK} 1/t_{c(SCK)}$	SPI clock frequency	Master mode	0	24	MHz
$f_{SCK} 1/t_{c(SCK)}$	SPI clock frequency	Slave mode	0	12	MHz
$t_{r(SCK)}$	SPI clock rise time	Load capacitance: C=30pF		8	ns
$t_{f(SCK)}$	SPI clock fall time	Load capacitance: C=30pF		8	ns
$t_{su(NSS)}^{(2)}$	NSS setup time	Slave mode	$4t_{PCLK}$		ns
$t_{h(NSS)}^{(2)}$	NSS hold time	Slave mode	73		ns


Symbol	Parameter	Conditions	Minimum	Maximum	Unit
$t_{w(SCKH)}^{(2)}$	SCK high time	Master mode, $f_{PCLK} = 48\text{MHz}$, prescale coefficient= 4	37	45	ns
$t_{w(SCKL)}^{(2)}$	SCK low time	Master mode, $f_{PCLK} = 48\text{MHz}$, prescale coefficient= 4	37	45	ns
$t_{su(MI)}^{(2)}$	Data input setup time, master mode	SPI1	1		ns
$t_{su(SI)}^{(2)}$	Data input setup time, slave mode		1		ns
$t_{h(MI)}^{(2)}$	Data input hold time, master mode	SPI1	1		ns
$t_{h(SI)}^{(2)}$	Data input hold time, slave mode		3		ns
$t_{a(SO)}^{(2)(3)}$	Data output access time	Slave mode, $f_{PCLK} = 24\text{MHz}$		$4t_{PCLK}$	ns
$t_{dis(SO)}^{(2)(4)}$	Data output disable time	Slave mode	10		ns
$t_{v(SO)}^{(2)(1)}$	Data output valid time	Slave mode (after enable edge)		25	ns
$t_{v(MO)}^{(2)(1)}$	Data output valid time	Master mode (after enable edge)		3	ns
$t_{h(SO)}^{(2)}$	Data output hold time	Slave mode (after enable edge)	25		ns
$t_{h(MO)}^{(2)}$	Data output hold time	Master mode (after enable edge)	4		ns

1. The remapped SPI1 characteristics need to be further determined.
2. Data drawn from comprehensive evaluations, not tested in production.
3. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.
4. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z.



679527


Figure 21. Slave mode and $CPHA = 0$, $SPI_CTL.CPHASEL = 1$ waveform diagram



429658

Figure 22. SPI timing diagram-slave mode and CPHA = 1⁽¹⁾, ,SPI_CCTL.CPHASEL=1 waveform diagram

1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.

Figure 23. SPI timing diagram-master mode⁽¹⁾, CPHASEL=1

1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.

5.3.15 12-bit ADC characteristics

Unless otherwise specified, The parameters in the table below are measured using the ambient temperature, f_{PCLK2} frequency and V_{DDA} supply voltage in accordance with the conditions of Table 11.

Table 35. ADC characteristics

Symbol	Parameter	Conditions	Min	Type	Max	Unit
V_{DDA}	Supply voltage		2.3	3.3	5.5	V
V_{REF+}	Positive reference voltage		2.3		V_{DDA}	V
$f_{ADC}^{(1)(3)}$	ADC clock frequency				15	MHz
$f_s^{(1)(3)}$	Sampling rate				1	MHz

Symbol	Parameter	Conditions	Min	Type	Max	Unit
$f_{\text{TRIG}}^{(1)}$	External trigger frequency	$f_{\text{ADC}} = 15\text{MHz}$				KHz
						$1/f_{\text{ADC}}$
$V_{\text{AIN}}^{(1)}$	Conversion voltage range		0 (V_{SSA} or $V_{\text{REF-}}$ connected to ground)		$V_{\text{REF+}}$	V
$R_{\text{AIN}}^{(1)}$	External sample and hold capacitor		See Formulas 1 and Table 36			k Ω
$R_{\text{ADC}}^{(1)}$	Sampling switch resistance				1	k Ω
$C_{\text{ADC}}^{(1)}$	Internal sample and hold capacitor			10		pF
$t_{\text{S}}^{(1)}$	Sampling time	$f_{\text{ADC}} = 15\text{MHz}$	0.1		16	μs
			1.5		239.5	$1/f_{\text{ADC}}$
$t_{\text{STAB}}^{(1)}$	Stabilization time			1		μs
$t_{\text{conv}}^{(1)}$	Total conversion time (including Sampling time)	$f_{\text{ADC}} = 15\text{MHz}$	1		16.9	μs
			15 ~ 253 (sampling $t_{\text{S+}}$) stepwise approximation 13.5			$1/f_{\text{ADC}}$

1. Guaranteed by comprehensive evaluation, not tested in production.
2. Guaranteed by design, not tested in production.
3. In this series of products, $V_{\text{REF+}}$ is internally connected to DDA , $V_{\text{REF-}}$ is internally connected to SSA .
4. For external triggering, a delay of $1/f_{\text{PCLK2}}$ must be added to the time delay.

$$R_{\text{AIN}} < \frac{T_{\text{S}}}{f_{\text{ADC}} \times C_{\text{ADC}} \times \ln(2^{N+2})} - R_{\text{ADC}}$$

The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution) .

Table 36. Maximum R_{AIN} at $f_{\text{ADC}} = 15\text{MHz}^{(1)}$

T_{S} (cycles)	t_{S} (μs)	R_{AIN} max (k Ω)
1.5	0.1	0.1
7.5	0.5	4.0
13.5	0.9	7.8
28.5	1.9	17.5
41.5	2.76	25.9
55.5	3.7	34.9
71.5	4.77	45.2
239.5	16.0	153.4

1. Guaranteed by design. Not tested in production.

Table 37. ADC Accuracy - Limit Test Conditions⁽¹⁾⁽²⁾

Symbol	Parameter	Test Conditions	Type	Max	Unit
ET	Comprehensive error	$f_{PCLK2} = 48\text{MHz}$, $f_{ADC} = 15\text{MHz}$, $R_{AIN} < 10\text{K}\Omega$, $V_{DDA} = 3\text{V} \sim 3.6\text{V}$, $T_A = 25^\circ\text{C}$	± 11	± 12	LSB
EO	Offset error		± 8	± 9	
EG	Gain error		± 7.5	± 9	
ED	Differential linearity error		± 3	± 3	
EL	Integral linearity error		± 11	± 11	

1. ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the standard (non-robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current.

Any positive injection current within the limits specified for $I_{INJ(PIN)}$ and $\Sigma I_{INJ(PIN)}$ in sub-subsec 5.3.12 does not affect the ADC accuracy.

2. Guaranteed by comprehensive evaluation, not tested in production.

ET = Total unadjusted error: The maximum deviation between the actual and ideal transmission curves.

EO = Offset error: The deviation between the first actual conversion and the first ideal conversion.

EG = Gain error: The deviation between the last ideal transition and the last actual transition.

ED = Differential linearity error: The maximum deviation between the actual step and the ideal value.

EL = Integral linearity error: The maximum deviation between any actual conversion and the associated line of the endpoint.




Figure 24. Typical connection diagram using the ADC

1. See Table 37 for the values of R_{AIN} , R_{ADC} and C_{ADC} .
2. $C_{parasitic}$ represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7pF). A high $C_{parasitic}$ value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.

PCB design recommendations

The power supply must be connected as shown below. The 10nF capacitor in the figure must be a ceramic capacitor (good quality), and they should be as close as possible to the MCU chip.




Figure 25. Power supply and reference power supply decoupling circuit

5.3.16 Temperature sensor characteristics

Table 38. Temperature sensor characteristics⁽³⁾⁽⁴⁾

Symbol	Parameter	Min	Type	Max	Unit
$T_L^{(1)}$	V_{SENSE} linearity with respect to temperature		± 5		$^{\circ}\text{C}$
Avg_Slope ⁽¹⁾	Average slope	4.571	4.801	5.984	mV/ $^{\circ}\text{C}$
$V_{25}^{(1)}$	Voltage at 25 $^{\circ}\text{C}$	1.433	1.451	1.467	V
$t_{start}^{(2)}$	Setup time			10	μs
$T_{S_temp}^{(2)}$	ADC sampling time when reading temperature	10			μs


1. Guaranteed by comprehensive evaluation, not tested in production.
2. Guaranteed by design, not tested in production.
3. The shortest Sampling time can be determined by the application through multiple iterations.
4. $V_{DD} = 3.3\text{V}$.

6

Package information

Package information

6.1 Package LQFP48



591233


Figure 26. LQFP48, 48-pin low-profile quad square flat package

1. Drawing is not to scale.
2. Dimensions are in millimeters.

Table 39. LQFP48 dimensions

Label	Milimeter		
	Minimum	Typical	Maximum
A	-	-	1.60
A1	0.05	-	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.18	-	0.27
b1	0.17	0.20	0.23
c	0.13	-	0.18
c1	0.117	0.127	0.137
D	8.80	9.00	9.20
D1	6.90	7.00	7.10
E	8.80	9.00	9.20
E1	6.90	7.00	7.10
e	0.40	0.50	0.60
H	8.14	8.17	8.20
L	0.50	-	0.70
L1	1.00REF		
R1	0.08	-	-
R2	0.08	-	0.20
S	0.20	-	-
θ	0 °	3.5 °	7 °
θ 1	11 °	12 °	13 °
θ 2	11 °	12 °	13 °

6.2 Package LQFP32



989913

Figure 27. LQFP32, 32-pin low-profile quad flat package


1. Drawing is not to scale.
2. Dimensions are in millimeters.

Table 40. LQFP32 dimensions

Label	Millimeter		
	Minimum	Typical	Maximum
A	-	-	1.60
A1	0.05	-	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.33	-	0.42
b1	0.32	0.35	0.38
c	0.13	-	0.18
c1	0.117	0.127	0.137
D	8.80	9.00	9.20

Label	Milimeter		
	Minimum	Typical	Maximum
D1	6.90	7.00	7.10
E	8.80	9.00	9.20
E1	6.90	7.00	7.10
e	0.70	0.80	0.90
H	8.14	8.17	8.20
L	0.50	-	0.70
L1	1.00REF		
R1	0.08		
R2	0.08		0.20
S	0.20		
θ	0 °	3.5 °	7 °
θ_1	11 °	12 °	13 °
θ_2	11 °	12 °	13 °

6.3 Package QFN32



978941

Figure 28. QFN32, 32-pin quad flat no-leads package outline


1. Drawing is not to scale.
2. Dimensions are in millimeters.

Table 41. QFN32 dimensions

Label	Millimeter		
	Minimum	Typical	Maximum
A	0.7	0.75	0.80
A1	0.00	0.02	0.05
A2	0.50	0.55	0.60
A3	0.20REF		
b	0.20	0.25	0.30
D	4.90	5.00	5.10
E	4.90	5.00	5.10
D2	3.40	3.50	3.60
E2	3.40	3.50	3.60

Label	Milimeter		
	Minimum	Typical	Maximum
e		0.5	
H	0.30REF		
K	0.35REF		
L	0.35	0.40	0.45
R	0.09		
c1		0.08	
c2		0.08	
N	Number of pins = 32		

6.4 Package QFN20



926545

Figure 29. QFN20, 20-pin quad flat no-leads package outline

1. Drawing is not to scale.
2. Dimensions are in millimeters.

Table 42. QFN20 dimensions

Label	Millimeter		
	Minimum	Typical	Maximum
A	0.50	0.55	0.60
A1	0.00	0.02	0.05
A3	0.152REF		
b	0.15	0.20	0.25
D	2.90	3.00	3.10
E	2.90	3.00	3.10
D2	1.40	1.50	1.60
E2	1.40	1.50	1.60
e	0.30	0.40	0.50

Label	Milimeter		
	Minimum	Typical	Maximum
H	0.35REF		
K	0.40REF		
L	0.25	0.35	0.45
R	0.075		
N	Number of pins = 20		

6.5 Package TSSOP20




Figure 30. TSSOP20, 20-pin low-profile quad square flat package

1. Drawing is not to scale.
2. Dimensions are in millimeters.

Table 43. TSSOP20 dimensions

Label	Millimeter		
	Minimum	Typical	Maximum
A	1.0	-	1.10
A1	0.05	-	0.15
A2	-	-	0.95
A3	0.39	-	0.40
b	0.20	0.22	0.24
c	0.10	-	0.19
c1	0.10	-	0.15
D	6.40	6.45	6.50
E	6.25	6.40	6.55

Label	Millimeter		
	Minimum	Typical	Maximum
E1	-	4.35	4.40
e	0.55	0.65	0.75
L	0.45	0.60	0.75
L2	0.25BSC		
L1	1.0REF		
R	0.09	-	-
$\theta 1$	0 °	-	8 °

6.6 Package CSP16




Figure 31. CSP16, 16-pin chip-level package outline

1. Drawing is not to scale.
2. Dimensions are in millimeters.

Table 44. CSP16 dimensions

Label	Milimeter		
	Minimum	Typical	Maximum
A	0.440	0.500	0.560
A1	0.170	0.200	0.230
A2	0.270	0.300	0.330
D	1.750	1.770	1.790
D1	1.200BSC		
E	1.750	1.770	1.790
E1	1.200BSC		
b	0.220	0.260	0.300
e	0.400BSC		
x1	0.285REF		
x2	0.285REF		
y1	0.285REF		
y2	0.285REF		

7

Ordering information

Ordering information




Figure 32. Ordering information scheme

8

Revision history

Revision history

Table 45. Revision history

Date	Version	Content
2022/07/19	Rev1.25	Newly add marking information.
2022/06/06	Rev1.24	Add note 1 in table 12 and change 0.1uF resistance in NRST pin protection figure into 1 uF.
2022/05/31	Rev1.23	Modify the values of HSI oscillator characteristic table and update IO parameters.
2021/11/26	Rev1.22	Modufy GPIO electrical charcateristics and the maximum value of electrical characteristics
2021/10/21	Rev1.21	Add CSP16 package and modify the naming rule.
2020/10/09	Rev1.20	Modify the parameters of electrical characteristics.
2020/05/10	Rev1.19	Modify the parameters of electrical characteristics.
2020/04/07	Rev1.18	Modify the parameters of high-speed internal oscillator.
2020/01/17	Rev1.17	Modify the parameters of typical current consumption.
2019/07/26	Rev1.16	Modify selection list.
2019/07/08	Rev1.15	Modify the parameters of EMS characteristics.
2019/05/15	Rev1.14	Modify peripheral parameters.
2019/03/11	Rev1.13	Modify package parameters.
2019/03/06	Rev1.12	Modify package parameters.
2019/01/07	Rev1.11	Modify ADC voltage parameter characteristics.
2018/12/04	Rev1.10	Modify parameters.
2018/11/13	Rev1.09	Modify parameters.
2018/11/12	Rev1.08	Modify descriptions.
2018/10/11	Rev1.07	Modify electrical parameters.
2018/09/06	Rev1.06	Modify electrical parameters.
2018/08/28	Rev1.00	Initial release.